RADC-TR-90-181 In-House Report July 1990



AD-A226 746

SYSTOLIC EMULATOR EXPERIMENTATION

Richard N. Smith and Michael W. Fenton



APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED.

Rome Air Development Center Air Force Systems Command Griffiss Air Force Base, NY 13441-5700

39 W 40 677

This report has been reviewed by the RADC Public Affairs Division (PA) and is releasable to the National Technical Information Services (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-90-181 has been reviewed and is approved for publication.

APPROVED:

LAURENCE W. DOUBLEDAY, Chief

Communications Transmission Division

Directorate of Communications

APPROVED:

JOHN A. GRANIERO

Technical Director

Directorate of Communications

FOR THE COMMANDER:

IGOR C. PLONISCH

Directorate of Plans & Programs

To I . Florisch

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (DCCD) Griffiss AFB NY 13441-5700. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document require that it be returned.

REPORT DOCUMENTATION PAGE

Form Approved OPM No. 0704-0188

1. AGENCY USE CINLY (Leave Stant)	2. REPORT DATE	1. REPORT TYPE AND	DATES COVERED
	July 1990	In-House	Apr 87 - Apr 90
SYSTOLIC EMULATOR EXPERIMENTATION			FUNDING NUMBERS PE - 62702F PR - 4519 FA - 42
Richard N. Smith and Mic	chael W. Fenton	1	WU - 63
7. PERFORMING ORGANIZATION NAME(8) AN	O ADDRESS(ES)	0.	PERFORMING ORGANIZATION REPORT NUMBER
Rome Air Development Cer Griffiss AFB NY 13441-57		1	RADC-TR-90-181
a sponsormanion toring agency name(s) and address(ES) Rome Air Development Center (DCCD) Griffiss AFB NY 13441-5700			D. SPONSORINGAIONITORING AGENCY REPORT NUMBER
RADC Project Engineer:	Richard N. Smith/DCCD	0/(315) 330-3224	·
Approved for public release; distribution unlimited.			ED. DISTRIBUTION CODE

remove or eliminate directional electromagnetic interferences or unwanted signals from getting into radio receivers. This signal processing technique has been studied for many years. Many systems have been proposed, some have been built and a few have been fielded.

High speed parallel processors are beginning to show promise in providing real-time solutions for meeting the processing requirements needed for space applications. One type of high speed parallel processor architecture is called systolic. The name arises from the way the data pulses through the cell-like structure of the processor in a prescribed pipelined manner. Effective implementation of adaptive signal processing techniques using systolic array processors, especially, required careful matching between the algorithm to be performed and the processor architecture. This

Systolic, Processor, Parallel Emulation, Simulation 134			
17 SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	1 19 SECURITY CLASSIFICATION	16. PRICE CODE 20. LIMITATION OF ABSTRACT
OF REPORT UNCLASSIFIED	OF THIS PAGE UNCLASSIFIED	OF ASSTRACT UNCLASSIFIED	UL

NSN 7540-01-280-5500

Standard Form 29e. 860922 Preserved by AMSI Sel. 230-18

process of matching algorithm and architecture can be facilitated by computer emulation.

This report will describe the process of designing, emulating, and testing two adaptive antenna nulling processors. The processors were designed to be part of a three-element adaptive antenna sidelobe canceller system. Using this system, the signals to two elements are appropriately weighted, and their sum is then subtracted from the reference signal to remove interference. After the processors were designed and emulated, they were tested using artificial data and simulated data obtained from an emulated three-element antenna array system. The performance of each processor was then evaluated using residue and antenna gain pattern plots.

Access	ion For			
NTIS DTIC T	AB			
Justification				
By				
	labilit			
Dist	Avail a Speci			
N	1 1			



Table of Contents

I	Intro	oduction4
II	Algor	cithms6
	2.1	Adaptive Spatial Filtering6
	2.2	Sample Matrix Inversion (SMI)7
	2.3	Unitary Transformations9
III	Proce	essor Design and Emulation
	3.1	Systolic Processor EMULation tool (EMUL)13
	3.2	Emulation of The SMI Processor19
	3.3	Emulation of The Unitary Transformations Processor22
IA	Proce	essor Test and Evaluation30
	4.1	General Adaptive Array Program (GADAR)30
	4.2	Testing of The SMI Processor31
	4.3	Testing of The Unitary Transformations Processor34
v	Conc]	lusions35
VI	Recon	nmendations35
Apper	ndix A	A - Interactive Example Cell Emulation FileA-1
Apper	ndix E	3 Interactive Example System Emulation FileB-1
Apper	ndix (C - Element Feedback Example
Apper	ndix [- Associated SMI Processor Emulation FilesD-1
Apper		E - Associated Unitary Transformation Processor
Apper		F - Interactive GADAR Single Element Receiver
Apper		G - Interactive GADAR Three Element Receiver

List of Figures

Figure	1:	Three Element Adaptive Antenna System6
Figure	2:	Example Processor15
Figure	3:	Example Cell
Figure	4:	Example System
Figure	5:	Example Feedback Element18
Figure	6:	Sample Matrix Inversion Processor (SMI)19
Figure	7:	Complex Correlation Processor20
Figure	8:	Complex Vector Magnitude Cell (CVMcell)21
Figure	9:	Complex Vector Dot Product Cell (CVDcell)22
Figure	10:	Correlation Matrix Inversion Processor23
Figure	11:	Inverse Determinate Cell (IDTcell)24
Figure	12:	Weight Cell (WTcell)25
Figure	13:	Boundary Cell (Bndcel)26
Figure	14:	Internal Cell (Intcel)27
Figure	15:	Backsubstitution Cell (Bacsub)28
Figure	16:	Givin's Method Weight Computer29
Figure	17:	Single Element Receiver31
Figure	18:	Three Element Receiver32
Figure	19:	Three Element Pattern34

I. Introduction

This work was done under Task 2 of the "Communications Adaptive Array Processor Evaluation" In-House project The objective of this task was to employ two *#*45194263. computer software tools to explore the interrelationships between adaptive antenna algorithms and systolic processors. The two software tools, EMUL and GADAR[1], were delivered by the Hazeltine Corp. under the "Systolic Array Processor Brassboard" project #45194248. The EMUL software tool designed for the emulation of various systolic array processor architectures. Each processor architecture is designed to specifically implement a single algorithm such that the algorithm may be processed efficiently. The GADAR software tool allows the generation of simulated signals for the purpose of testing processor performance. Due to the lack of comprehensive documentation of these tools, this report may also serve as a guide to the use of EMUL and GADAR.

Adaptive spatial filtering or adaptive antenna nulling techniques have been used to remove or eliminate directional electromagnetic interferences or unwanted signals from getting into radio receivers. This signal processing technique has been studied for many years. Many systems have been proposed, some have been built and a few have been fielded.

High speed parallel processors are beginning to show promise in providing real time solutions for meeting the

processing requirements needed for space applications. One type of high speed parallel processor architecture is called systolic. The name arises from the way the data pulses through the cell-like structure of the processor in a prescribed pipelined manner. Effective implementation of adaptive signal processing techniques using systolic array processors, especially, requires careful matching between the algorithm to be performed and the processor architecture. This process of matching algorithm and architecture can be facilitated by computer emulation.

This report will describe the process of designing, emulating and testing two adaptive antenna nulling processors. The processors were designed to be part of a three-element adaptive antenna sidelobe canceller system [2] (see Figure 1). Using this system, the signals to two elements are appropriately weighted, and their sum is then subtracted from the reference signal to remove interference. After the processors were designed and emulated, they were tested using artificial data and simulated data obtained from an emulated three element antenna array system. The performance of each processor was then evaluated using residue and antenna gain pattern plots.




Figure 1

II Algorithms

2.1 Adaptive Spatial Filtering

A three element adaptive antenna system is shown in Figure 1. This system is configured as a side lobe canceller[2]. Antenna elements #2 and #3 are weighted and combined with element #1 in the beamformer. The beamformed/residue output is

used as an input for a conventional receiver. Based on the signals received from the three antenna elements the adaptive processor computes the weights that are to be applied to antenna elements #2 and #3. The weights adjust the amplitude and phase of elements #2 and #3, so that when all the signals are combined in the beamformer, the output power of the interference signal will be minimized. This interference suppression technique is sometimes referred to as spatial filtering because it suppresses interference based on a spatial discriminate.

2.2 Sample Matrix Inversion (SMI)

The SMI algorithm is primarily a block data algorithm. This means that M array snapshots are collected and then processed to compute a weight set. A snapshot is defined to be a sample from each antenna element at one specific time. This process is repeated to compute subsequent weight sets. The number of required snapshots, M, is at least 2N where N is the number of adaptive elements. The choice of 2N samples insures that, providing that there is no desired signal present, the weights computed will provide a solution that is within 3db of an optimum solution [2].

The SMI algorithm solves the system of equations (matrix equation) shown in Equation 1.

Ax=b (1)

In this equation, A is referred to as the data matrix and contains 2N snapshots from each of the weighted antenna elements. The vector x is referred to as the weight vector and will contain N weights. The vector b is called the reference vector and contains 2N snapshots of the reference element. To solve this system of equations we proceed by multiplying both sides of Equation 1 by the Hermitian transpose of the data matrix A as shown in Equation 2.

$$A^{\mathbf{H}}A\mathbf{x} = A^{\mathbf{H}}b \tag{2}$$

Now the system is a square system of equations and the solution can be obtained by multiplying both sides by the inverse of the matrix (A^HA) as shown in Equation 3.

$$(A^{H}A)^{-1}(A^{H}A) x = (A^{H}A)^{-1}A^{H}b$$
 (3)

Equation 3 can be rewritten as shown in Equation 4.

$$x = (A^{H}A)^{-1}A^{H}b \tag{4}$$

The vector x contains the weight/solution vector that will satisfy the original system of equations.

2.3 Unitary Transformations (Givin's Method)

The following discussion is based on an RADC final report written by ESL entitled "High Speed Adaptive Processing"[3]. The algorithm, called Givin's Method, is a method of solving a system of linear equations that is formed from sampled signals taken from an adaptive array. The adaptive array takes samples of the same signal that are spatially or time separated, causing them to differ slightly in amplitude and phase. One of these samples is used as a reference, and an estimate of the reference is made by taking a linear combination of the rest of the samples. This estimate is subtracted from the reference to cancel out any high power A system of equations must be solved to interference. determine the weights that each of the samples must be multiplied by. The system of equations is of the form, Aw=b, where A is an m x n matrix comprised of the m snapshots of the signal sampled at each of the n antenna elements, w is an n element weight column vector, and b is the m element reference column veccor.

An example using three antenna elements and four snapshots is used to demonstrate Giv.n's M.thod. The system of equations to be solved looks like this:

$$\begin{bmatrix} A11 & A12 \\ A21 & A22 \\ A31 & A32 \\ A41 & A42 \end{bmatrix} \begin{bmatrix} w1 \\ w2 \\ b3 \\ b4 \end{bmatrix} = \begin{bmatrix} b1 \\ b2 \\ b3 \\ b4 \end{bmatrix}$$

The columns of A represent the two nonreference antennae, and the rows represent the four snapshots taken at each. The w values are the unknown weights and the b values are the values of the four snapshots of the signal at the reference antenna.

The goal of Givin's method is to multiply the system of equations by some unitary transformation matrix that will result in a system of equations that is easy to solve. Factoring the A matrix into some matrix Q and an upper triangular matrix U gives the equation:

QUw=b

Q is defined to be a unitary matrix so that

 $Q^{\mathbf{H}} = Q^{-1}$

where $Q^{\mathbf{H}}$ is the Hermitian transpose of Q. Multiplying both sides of the equation by this gives

Q^HQUw=Q^Hb and Uw=O^Hb

With the weight vector being multiplied by an upper triangular matrix, this equation is very simple to solve. $Q^{\overline{B}}b$ must be solved first, and then a simple backsolve will give the weight vector. $Q^{\overline{B}}$ is the unitary transformation matrix that is

needed. Givin's method does not calculate this matrix specifically, but it applies a series of two by two matrices to the A matrix, which has the same effect of producing the upper triangular matrix. Since the $Q^{I\!\!I}$ vector must be applied to b as well as to A, it is convenient to form a new matrix having n + 1 columns that combines the two. The new matrix will be in the form

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ A21 & A22 & b2 \\ A31 & A32 & b3 \\ A41 & A42 & b4 \end{bmatrix}$$

The algorithm applies what are called Givin's rotations.

It calculates a two by two matrix defined to be

$$M = \begin{bmatrix} c & s \\ -s & c \end{bmatrix}$$

where

$$s=n/r$$

$$r=(n^2+|x|^2)^{1/2}$$

where n is a real number, x is complex, and x^* is the complex conjugate of x. It assigns entries from the same column and in adjacent rows of the \overline{A} matrix to x and n starting with the lower left corner. This would be in the form

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ A21 & A22 & b2 \\ x & A32 & b3 \\ n & A42 & b4 \end{bmatrix}$$

Since n has to be a real number, a row of zeroes is added to form

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ A21 & A22 & b2 \\ A31 & A32 & b3 \\ x & A42 & b4 \\ n & 0 & 0 \end{bmatrix}$$

The M matrix is then formed and multiplies the bottom two rows resulting in

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ A21 & A22 & b2 \\ A31 & A32 & b3 \\ r & A42 & b4 \\ 0 & 0 & 0 \end{bmatrix}$$

The next step is to give x the value of A31 and n the value of r and form a new M matrix. Note that the old value of r is now called n. Now multiply the third and fourth rows by this matrix and the new matrix will be

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ A21 & A22 & b2 \\ r & A32 & b3 \\ 0 & A42 & b4 \\ 0 & 0 & 0 \end{bmatrix}$$

This procedure is continued up to the diagonal element which is All, then it is done in each of the remaining columns. After this is complete, the final matrix will look like

$$\overline{A} = \begin{bmatrix} A11 & A12 & b1 \\ 0 & A22 & b2 \\ 0 & 0 & b3 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}$$

Keep in mind that these nonzero values are not the same as the values in the original matrix. Now the matrix is in the desired upper triangular form. In matrix form the equation looks like

$$\begin{bmatrix} A11 & A12 \\ 0 & A22 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} w1 \\ w2 \\ b3 \end{bmatrix}$$

The values of the weights can be solved using the equations

$$A11*w1 + A12*w2 = b1$$

 $A22*w2 = b2$

Using back substitution

$$w2 = b2/A22$$

 $w1 = (b1 - A12*w2)/A11$

In summary Givin's method forms the matrix $\overline{A} = [A \ b]$, applies the algorithm to form $Q^H \overline{A} = [U \ Q^H b]$, and then solves $Uw = Q^H b$ for w using back substitution.

III Processor Design and Emulation

3.1 EMUL

EMUL is a software tool which can be used to emulate a parallel processor design. The process starts by designing a processor architecture optimized for a specific algorithm. Basic building blocks such as delays, multipliers, adders etc... are connected together to form the processor. To design

an optimum processor for a specific algorithm the inherent parallelism of the algorithm must be identified and exploited. Parallelism is characterized by simple calculations which are similar and can be computed independently of other calculations. These simple calculations can be implemented using a few sub-processors sometimes referred to as cells. EMUL can be used to design and link cells together to build complete processors.

The simple algorithm shown in Equation 5 will be used to describe the process of designing, emulating and testing using EMUL.

$$(a^2+b^2)/(c^2+d^2)^{-1/2}$$
 (5)

Inspecting this algorithm for parallelism indicates that a, b, c, and d should be squared then the results used to form the numerator and denominator sums. This suggests two identical sub-processors/cells to compute the numerator and denominator sums. One possible design for the subject processor is shown in Figure 2. In Figure 2 "D1" means a delay of one, "Mult" means multiply, "Sum" means summation and "Inverse Square Root" means one over the square root of the input. The nodes and processor elements should be numbered as shown in Figure 2. The level of design in Figure 2 is required before using EMUL to emulate a processor. With Figure 2 in hand the example processor structure can be interactively input to EMUL. The

Example Processor




Figure 2

processor shown in Figure 2 can be simplified by combining the elements within the dotted line to form a cell. This cell is shown in Figure 3. At this point we are ready to use EMUL to emulate the cell and test its operation. A computer print out of an interactive session with EMUL to emulate and test the subject cell is contained in Appendix A. Using EMUL interactively a system specification file will be created. For the cell shown in Figure 3 the file is called EXPCEL.SSF and is contained in Appendix A. This file for each element in the




Figure 3

cell contains the input and output node numbers, fixed or floating point specification, type of element, number of bits of precision and the delay through the element. Once a .SSF file is complete, a test run specification file must be developed. For the subject cell this file is called EXPCEL.TSF and is also contained in Appendix A. The .TSF file contains the number of input data snapshots, number of elements in the processor/cell, the number of cells within the processor and the input node, input data value and the input element number for each input to the processor/cell. Once these two files are complete the simulation/emulation can be run. The emulation produces an output file called EXPCEL.OUT which is

contained in Appendix A. The .OUT file contains the inputs and outputs of all elements processing data for each clock cycle and for each data snapshot.

In Figure 4 the complete example system is shown. This system incorporates the cell previously developed. The interactive session listing, .SSF, .TSF, and .OUT files, are contained in Appendix B. One important item to note is that cells can contain no more than 99 elements. Appendix B can be studied for correct operation of EMUL.

All algorithms exhibit some degree of parallelism and




Figure 4

nonparallelism. When parallelism exists it can be exploited as shown in the example above. When nonparallism exists, such as a processor performing vector dot products, a sum of products is necessary. This requires that the output of a summing element be fed back to its input. Such a feed back element configuration is shown in Figure 5. Note the dotted line connected to input node number two. This node can be initialized on the first snapshot to any convenient constant. The interactive emulation file for this example is contained in Appendix C. Note that node two is initialized to zero and the element adds all the numbers presented at node one for subsequent clock cycles.

Element Feedback Example




Figure 5

3.2 Emulation of the Sample Matrix Inversion Processor

The SMI algorithm consists basically of two major steps. The first step is to form a correlation matrix from the received antenna array data and the second step is to invert that matrix to obtain the weight vector. The SMI processor consists of two subprocessors which implement these two steps. In Figure 6 one subprocessor is referred to as the "COMPLEX

SAMPLE MATRIX INVERSION PROCESSOR (SMI)




Figure 6

CORRELATION PROCESSOR" and the second subprocessor is referred to as the "CORRELATION MATRIX INVERSION PROCESSOR". As shown in Figure 6 these two processors together form the SMI processor.

The "COMPLEX CORRELATION PROCESSOR" is shown in Figure 7.
Only two cells were needed to implement this processor. The
Complex Vector Magnitude Cell (CVMcell) is shown in Figure 8.
This cell performs a complex vector dot product of a vector




Figure 7

COMPLEX VECTOR MAGNITUDE CELL (CVMcell)




Figure 8

with itself. The Complex Vector Dot Product Cell (CVDcell) is shown in Figure 9. This cell performs a complex vector dot product for any two complex vector inputs. Note that a -1 input must be applied to Element 13 to form the conjugate. Both of these cells operate on vectors of size four and output valid results every eight clock cycles.

The "CORRELATION MATRIX INVERSION PROCESSOR" is shown in Figure 10. Two cells were used to implement this subprocessor.





Figure 9

The Inverse determinate cell (IDTcell) is shown in Figure 11. This cell computes the determinate of the correlation matrix and divides this quantity into one using a one over the square root element. Note that -1 is used to perform subtraction. The Weight Cell (WTcell) is shown in Figure 12. This cell also uses multiplication by -1 to do later subtractions. The associated emulation files are in Appendix D.

3.3 Emulation of the Unitary Transformations Processor

When designing the hardware needed for implementing



total delay of 8 clock cycles

Figure 10

Givin's method, two types of arrays are needed: the QU array and the backsolve array. The QU array forms the [U Q^Bb] matrix and is composed of two types of cells. The boundary cell calculates the values of c and s for the M matrix, and the internal cell applies the M matrix to the \overline{A} matrix. Since the three element adaptive array that was used in the previous example will also be the one used on the systolic array processor emulator, the backsolve array will be very simple and can be designed as a single cell. Therefore, three types of cells are required.




Figure 11

The "BOUNDARY CELL", shown in Figure 13, creates the Givin's rotation matrices. The outputs of this cell are the values of c and s. The elements of a column of the \overline{A} matrix are input to the cell starting with the bottom row at the inputs Xr and Xi which are the real and imaginary components. There will be one of these cells for every column of the matrix (for every antenna element). On the right hand side of the cell the components of the input (r) are squared and summed producing the square of the magnitude (r^2) . This value is summed with n^2 (which is the previous value of r^2 , and in the first case is zero), and the inverse of the square root of this




Figure 12

value is taken to give the new value of 1/r. Multipliers 17, 18, and 19 produce the value of c and multiplier 21 produces s. Note that s is output one cycle later than c. Multiplier 20 recovers the value of n by recovering the previous value of r by multiplying together the previous values of r^2 and 1/r.

The "INTERNAL CELL", shown in Figure 14, applies Givin's rotations to a single column of \overline{A} . The bottom most element of the column falls through to become the first value of y. This is done by having the first values of c and s to be equal




Figure 13

to 1 and 0 respectively. The delays of multipliers 8 through 13, adders 20, 21, 28 and 29, and delays 22 and 23 are set to be 0 so that the value of y will be ready on the next clock cycle. This seemed to be the only sensible way to emulate the processor, because there is no way to have a delay equal to a




Figure 14

fraction of the time of a snapshot. After the rotations are applied to x and y, these values are called y and z. The value of z is output, and y is fed back to be used in the next rotation. This is done up to the diagonal element in the \overline{A} matrix. The equations for calculating these values are

Yr = CrXr - CiXi + SYr Yi = CrXi + CiXr + SYi Zr = CrYr + CiYi - SXr Zi = CrYi - CiYr - SXi

The "BACKSUBSTITUTION CELL" is shown in Figure 15. This

BACSUB




Figure 15

cell is straight forward and computes the weights through the equations

$$w2 = b2/A22$$
 and $w1 = (b1 - A12*w2)/A11$

In the figure the equations are

$$w2 = f/e \text{ and}$$

 $w1 = (c - b*w2)/a$

The full form of the "GIVIN'S METHOD WEIGHT COMPUTER" is in the same formation as the final A matrix, and is shown in Figure 16. The three columns are input into the top three cells. Final values of 1/A11, A12, A13, 1/A22, and A23 are produced from boundary cell 1, internal cell 2 and 3, boundary

GIVIN'S METHOD WEIGHT COMPUTER




Figure 16

cell 4, and internal cell 5 respectively. These values are then fed into the back substitution cell. The column 2 inputs must be delayed until the values of c and s are ready from the column 1 boundary cell. The column three inputs must also be delayed because internal cell 5 must wait for the boundary cell in column two. These delays are added to the cells internally as well as delays used so that the outputs of one cell will arrive at the inputs of other cells at the right time. These delays are the factors that limit the speed of the processor. The emulation files for these cells are in Appendix E.

IV Processor Test and Evaluation

4.1 GADAR

GADAR is a software tool which allows a user to emulate a design of a single or multiple antenna receiver system. A simplified single antenna element receiver system is shown in Figure 17. The system is emulated by connecting together elements, numbering elements, defining and numbering nodes where elements are connected and choosing the performance parameters of each element. Receive antennas and emitting sources can be positioned in a three dimensional coordinate system to allow emulation of various communications system scenarios. The output of the system shown in Figure 17 is in-phase and quadrature digital base band data from the analog

SINGLE ELEMENT RECEIVER




Figure 17

to digital converters 14 and 15. An interactive emulation file for this single element receiver system is contained in Appendix F.

4.2 Testing of the SMI Processor

Using GADAR a three element receiver system was designed and emulated. The three element receiver system is shown in Figure 18. The output of the three element receiver is

THREE ELEMENT RECEIVER




Figure 18

in-phase and quadrature baseband digital samples from the three antenna elements of the emulated array receiver system. An interactive file showing the emulation process of the three element system and the output data file is included in Appendix G. The data represents a single sinusoidal interference source broad side to the three element array. The output file of GADAR is used as an input file to EMUL for the emulation of the SMI processor described in Section 3.2. In Figure 18 the symbols are Local Oscillator (LOSC), Power Divider (POWD), Phase

Shifter (PHSF), Node Conversion (NDCN), Antenna NoiseSource (NOIS), Summing Junction (SMJC), Amplifier (AMP), Analog To Digital Converter (ATDC) and a circle with an x inside is a Mixer/Multiplier. Using the data from the three element receive array the SMI processor computed two weights for application to the two adapted elements. The complex weights computed by the SMI processor are (0.367,0.338), (0.367,0.337). Using the equations described in Section 2.2 the weights were computed to be (0.385, 0.354), (0.385, 0.354). Four samples were averaged to obtain the SMI processor result. Using "An Adaptive Satellite Communication Analysis Computer Program (SATCOM)" [4] an adaptive antenna patterns plot was The adaptive antenna pattern is shown in Figure generated. 19 where the dotted line is the broadside steered conventional three element pattern and the solid line is the adaptive gain pattern with the SMI computed weights applied to the GADAR generated data. The pattern shows about a 18db null in the direction of the interference source. Other patterns were run with similar results verifying the proper operation of the SMI processor. Using the element feedback technique described in Section 3.1 the SMI processor could be designed to average large numbers of samples to provide improved performance.




Figure 19

4.3 Testing of the Unitary Transformations Processor

The data generated using GADAR was also used for testing the Givin's method weight computer. The results were identical to the results using the equations. These were (.385, .354) and (.385, .354). These results were output on the 24th cycle of snapshot 1 and the 22nd cycle of snapshot 3. They are shown in the output file in Appendix E.

V Conclusions

This report covers the process of designing and emulating an adaptive antenna processor, designing and emulating an adaptive antenna receive system and using the output of the antenna receive system to test the emulated adaptive antenna processor. The work done has shown that EMUL and GADAR can be effectively used to design and emulate adaptive signal processing systems. The design, emulation and testing of a system in this fashion can provide a high degree of confidence that a hardware implementation will be functionally correct. Intermediate numerical results obtained from the emulation can provide a means of checking hardware design operation. The use element feedback techniques can increase processor of performance and reduce processor latency. The main limitation of the emulation is that the size of the processor design is limited by 99 available cells.

VI Recommendations

This work shows that many adaptive signal processing systems, specifically adaptive antenna processing systems, could benefit from the application of highly pipelined parallel digital systolic processors. Highly specialized parallel digital processors can greatly enhance the speed and dynamic range with which specific signal processing algorithms can be

implemented. This approach can provide the power necessary to solve computationally intensive signal processing problems in real time. GADAR and EMUL should be enhanced to handle larger problems. The addition of nonlinear elements to EMUL would also allow the emulation of certain types of neural net signal processing systems suitable for real time adaptive communication signal processing needs.

References

- [1] Hazeltine Corporation, "Systolic Array Processor Brassboard", RADC-TR-89-62, June 1989. (B136 000L)
- [2] Widrow, "Adaptive Signal Processing", Prentice-Hall, 1985.
- [3] ESL-A Subsidiary of TRW, "High Speed Adaptive Signal Processing Final Report", RADC-TR-85-53, March 1985 (B095 367)
- [4] Syracuse Research Corporation, "An Adaptive Satellite Communications Analysis Computer Program User's Manual (SATCOM)", SRC TR 89-1528, November 1989.

Appendix A

Interactive Example Cell Emulation File

Welcome to VAX/VMS V5.1

Username: SMITHR

Password:

Welcome to VAX/VMS version V5.1 on node MISVX1

Last interactive login on Friday, 15-DEC-1989 10:05Z>

FIND command.

Send your MISVAX files to a LONEX printer, use the LP command.

To get information on special utilities installed on the 8650 cluster,

Directory DC\$DISK2:[SMITHR]

BOTH.DIR;1 EMUL.DIR;1 GADAR.DIR;1 INFO.DIR;1 LOGIN.COM;4 LOGIN.COM;3 LOGIN.COM;2 LOGIN.JOU;1 SYSTEM.DIR;1

Total of 9 files.
\$ SET DEF [SMITHR.EMUL]
\$ DIR

Directory DC\$DISK2:[SMITHR.EMUL]

ALGOR1.TSF;1 BNDCEL.TSF;1 CBNDCL.SSF;1 CCOREL.TSF;1 CMULCL.SSF;1 COM.DIR;1 CSMI.TSF;1 GIV2.SSF;1 GIV4.SSF;1 INTCEL.TSF;1	BACSUB.SSF;1 CACEL.SSF;1 CBNDCL.TSF;1 CINTC2.SSF;1 CMULCL.TSF;1 CORREL.SSF;1 CVDCEL.SSF;1 GIV2.TSF;1 IDTCEL.SSF;1 MATSOL.SSF;1	BACSUB.TSF;1 CBACSB.SSF;1 CCMCEL.SSF;1 CINTCL.SSF;1 CMXSOL.SSF;1 CSMCEL.SSF;1 CVMCEL.SSF;1 GIV3.SSF;1 IDTCEL.TSF;1 SMI.SSF;1	BNDCEL.SSF;1 CBNDC2.SSF;1 CCOREL.SSF;1 CMCEL.SSF;1 CMXSOL.TSF;1 CSMI.SSF;1 EMUL.EXE;1 GIV3.TSF;1 INTCEL.SSF;1 SOURCE.DIR;1
TEST.DIR;1	WTCEL.SSF;1	WTCEL.TSF;1	

Total of 43 files. S RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

```
RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST
    OF THE FOLLOWING:
         HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION.
         EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN.
         BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.
    AT THIS TIME, DO YOU WANT TO:
             MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
             GENERATE A NEW SYSTEM SPECIFICATION FILE.
             GENERATE A NEW TEST RUN SPECIFICATION FILE.
         С
            EXIT FROM EMUL
В
    WHAT IS THE NAME OF THE CONFIGURATIN SPECIFICATION FILE
    TO BE OPENED FOR WRITING?
EXPCEL.SSF
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
         C
             Multiply Chip
             Delay Chip
             Look Up Chip
         Ε
             quit (terminate structure entry)
D
                         1 is of type: DELY. What is the one input
    Component number
    node number for this component?
    What is the output node number for this component?
3
    What numerical format is desired for this format?
             floating point
             fixed point
Α
    Should the component be 16 bit or 32 bit?
            16
         Α
             32
         В
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                    1 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
         Numerical format:
                            FLOT
         16 bit or 32 bit size:
                                    32
         Clock cycle(s):
210
    Select a component type for component
             Cell (this is a heading for chips to then be specified) Add Chip
```

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT

Ξ

```
Multiply Chip
         C
         D
             Delay Chip
         Ε
             Look Up Chip
             quit (terminate structure entry)
D
                                          DELY. What is the one input
    Component number
                         2 is of type:
    node number for this component?
2
   What is the output node number for this component?
    What numerical format is desired for this format?
             floating point
         В
             fixed point
Α
    Should the component be 16 bit or 32 bit?
           16
         В
             32
В
    How many clock cycles is this chip?
1
                                                                     2 of
    The following parameters have been specified for component
    type DELY. Do you wish to change anything? (yes or no) First input node: 2
         Output node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                     32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         С
             Delay Chip
         D
             Look Up Chip
         Ε
             quit (terminate structure entry)
D
    Component number
                          3 is of type:
                                          DELY. What is the one input
    node number for this component?
    What is the output node number for this component?
5
    What numerical format is desired for this format?
             floating point
         Α
             fixed point
         В
Α
    Should the component be 16 bit or 32 bit?
            16
         A.
             32
         Ξ
3
```

```
How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                     3 of
    type DELY. Do you wish to change anything? (yes or no) First input node: 3
         Output node:
                             FLOT
         Numerical format:
                                     32
         16 bit or 32 bit size:
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         С
             Delay Chip
Look Up Chip
         D
         Ε
             quit (terminate structure entry)
D
    Component number
                         4 is of type:
                                          DELY. What is the one input
    node number for this component?
    What is the output node number for this component?
6
    What numerical format is desired for this format?
             floating point
             fixed point
         В
Α
    Should the component be 16 bit or 32 bit?
             16
         Α
             32
         В
В
    How many clock cycles is this chip?
    The following parameters have been specified for component
                                                                      4 of
     type DELY. Do you wish to change anything? (yes or no)
          First input node:
          Output node:
                              FLOT
          Numerical format:
                                      32
          16 bit or 32 bit size:
          Clock cycle(s):
NO
     Select a component type for component
              Cell (this is a heading for chips to then be specified)
          8
              Add Chip
              Multiply Chip
          С
              Delay Chip
          Ð
              Look Up Chip
              quit (terminate structure entry)
C
```

```
5 is of type: MULT. What is input node
    Component number
              1for this component?
    number
3
    Component number
                         5 is of type:
                                         MULT. What is input node
              2for this component?
    number
5
    What is the output node number for this component?
7
    What numerical format is desired for this format?
         Α
             floating point
             fixed point .
         R
Α
    Should the component be 16 bit or 32 bit?
         Α
            16
         В
             32
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                    5 of
    type MULT. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
         Output node:
         Numerical format: FLOT 16 bit or 32 bit size:
                                     32
         Clock Cycle(s):
NO
    Select a component type for component
                                               6.
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         C
             Delay Chip
         D
         Ε
             Look Up Chip
             quit (terminate structure entry)
C
                                          MULT. What is input node
    Component number
                         6 is of type:
              lfor this component?
    number
    Component number
                         6 is of type: MULT. What is input node
              2for this component?
    number
5
    What is the output node number for this component?
8
    What numerical format is desired for this format?
              floating point
         2
             fixed point
A
```

Should the component be 16 bit or 32 bit?

```
A
            16
            32
В
   How many clock cycles is this chip?
1
                                                                   6 of
   The following parameters have been specified for component
    type MULT. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
                         8
         Output node:
         Numerical format:
                            FLOT
         16 bit or 32 bit size:
                                    32
         Clock Cycle(s):
NO
    Select a component type for component
                                             7.
             Cell (this is a heading for chips to then be specified)
         В
             Add Chip
             Multiply Chip
         C
         D
             Delay Chip
         Ε
             Look Up Chip
             quit (terminate structure entry)
В
                         7 is of type:
                                         ADDR. What is input node
    Component number
    number
             1for this component?
7
                        7 is of type:
                                         ADDR. What is input node
    Component number
    number
              2for this component?
8
    What is the output node number for this component?
9
    What numerical format is desired for this format?
            floating point
             fixed point
Α
    Should the component be 16 bit or 32 bit?
         A 16
             32
         В
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                  7 of
    type ADDR. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
                                 8
         Output node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                    32
         Clock Cycle(s):
NO
```

```
Select a component type for component 8.
```

- A Cell (this is a heading for chips to then be specified)
- B Add Chip
- C Multiply Chip
- D Delay Chip
- E Look Up Chip
- f quit (terminate structure entry)

F

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

D

\$ TYPE EXPCEL.SSF

ONFIGURATIN

1	0	3	FLOT	DELY	32	1
2	0	4	FLOT	DELY	32	1
3	0	5	FLOT	DELY	32	0
4	0	6	FLOT	DELY	32	0
3	5	7	FLOT	MULT	32	1
4	6	8	FLOT	MULT	32	1
7	8	9	FLOT	ADDR	32	1

\$ RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT. AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

C

WHAT IS THE NAME OF THE EXPERIMENT SPECIFICATION FILE TO BE OFENED FOR WRITING? EXPCEL.TSF

At this time INVL requires a general knowledge of the system that

```
will now be tested. How many input snapshots of the input data do
    you want to process?
1
    What are the total number of chips in the system you are
    specifying, that are not located within a cell?
    What are the total number of cells in the array processor?
    The following parameters have been specified for this system. Do you wish t
o change anything? (yes or no)
         Number of snapshots:
         Number of chips:
         Number of cells:
                              0
NO
    For each input node of snap no. lenter a line
    of input containing input node number, input data
    value and chip to which this data enters.
    How many input nodes will you enter at this time?
2
          2 LINES OF INPUT DATA AT THIS TIME
    ENTER
    (input node no., data value, input chip no.)
1 -1 1
2 2 2
    AT THIS TIME, DO YOU WANT TO:
             MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
             GENERATE A NEW SYSTEM SPECIFICATION FILE.
             GENERATE A NEW TEST RUN SPECIFICATION FILE.
             EXIT FROM EMUL
$ TYPE EXPCEL.TSF
XPERIMENT
  1
  7
  0
         -1
                1
    1
          2
          0
                0
    1
S RUN EMUL
```

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME. DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

WHAT IS THE NAME OF THE INPUT EMU FILE?

EXPCEL.TSF
WHAT IS THE NAME OF THE OUTPUT FILE?

EXPCEL.OUT
WHAT IS THE NAME OF THE INPUT CHIP FILE?

EXPCEL.SSF
WHAT IS THE SPECIAL VISIBLE CHIP INPUT FILE

(ENTER 'NONE' IF THERE IS NONE)

(THE SPECIAL VISIBLE OUTPUT IS ALWAYS WRITTEN TO FILE 'SPVIS.OUT') ?

NONE

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

\$ TYPE EXPCEL.OUT

PULSING THE DATA ...

********THE SYSTOLIC EMULATOR HAS BEEN ACTIVATED*******

THE FOLLOWING INFORMATION REGARDING EACH ELEMENT HAS BEEN GIVEN TO THE EMULATOR

CHIP NUMBER	-	NODES MBERS	CUTPUT NODE NUMBER	CHIP OPERATION CHIP	CLOCK CYCLES
1	1	0	3	Delay (Time Shift)	1
2	2	0	4	Delay (Time Shift)	1
3	3	0	5	Delay (Time Shift)	0
4	4	0	6	Delay (Time Shift)	0
5	3	5	7	Multiplication	1
6	4	6	8	Multiplication	1
7	7	8	9	Addition	1

SNAPSHOT NUMBER 1 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows: Input Node Number Actual Data Value

1 -1.00 2.00

ELEMENTS HAVE BEEN GROUPED ACCORDING TO INPUT READINESS. TROCESSING ACCORDING TO SPECIFIED OPERATION CAN NOW BEGIN!

Cycle 3 of snapshot 1 is ready to process 1 elements will output data.
These Chips are:
1. Chip Number 7
1.00 + 4.00 = 5.00
OUTPUT OF CHIP 7 IS 5.00

ALL AVAILABLE INPUT DATA HAS BEEN READ.

THE EMULATOR WILL NOW BE DEACTIVATED

\$ LOG

SMITHR logged out at 15-DEC-1989 10:24:03.95Connection closed by remote ha

Appendix B

Interactive Example System Emulation File

Welcome to VAX/VMS V5.1

Username: SMITHR

Password:

Welcome to VAX/VMS version V5.1 on node MISVX1

Lookup the phone number and office symbol of RADC personel, use the FIND command.

Send your MISVAX files to a LONEX printer, use the LP command.

To get information on special utilities installed on the 8650 cluster, type 'he p @RADC' at the \$ prompt. S RUN EMUL SET DEF [SMITH?. DIR

Directory DC\$DISK2:[SMITHR]

INFO.DIR:1 BOTH.DTR:1 EMUL.DIR;1 GADAR.DIR;1 LOGIN.COM; 3 LOGIN.COM; 2 LOGIN.JOU:1 LOGIN.COM; 4 SYSTEM.DIR:1

Total of 9 files. \$ EM SET DEF [EMUL] \$ DIR \$DIRECT-E-CPENIN, error opening DC\$DISK2:[EMUL]*.*;* as input -RMS-E-DNF, directory not found -SYSTEM-W-NOSUCHFILE, no such file \$ SET DEF [SMITHR.EMUL] \$ DIR

Directory DC\$DISK2:[SMITHR.EMUL]

ALGOR1.TSF;1 BNDCEL.TSF;1 CBNDCL.SSF;1 CCOREL.TSF;1 CMULCL.SSF;1 COM.DIR;1 CSMI.SSF;1 EMUL.EXE;1 FOR000.DAT;1 GIV3.TSF;1 INTCEL.SSF;1	BACSUB.SSF;1 CACEL.SSF;1 CBNDCL.TSF;1 CINTC2.SSF;1 CMULCL.TSF;1 CORREL.SSF;1 CSMI.TSF;1 EXPCEL.OUT;1 GIV2.SSF;1 GTV4.SSF;1 INTCEL.TSF;1	BACSUB.TSF;1 CBACSB.SSF;1 CCMCEL.SSF;1 CINTCL.SSF;1 CMXSOL.SSF;1 CSMCEL.SSF;1 CVDCEL.SSF;1 EXPCEL.SSF;1 GIV2.TSF;1 IDTCEL.SSF;1 MATSOL.SSF;1	BNDCEL.SSF;1 CBNDC2.SSF;1 CCOREL.SSF;1 CMCEL.SSF;1 CMXSCL.TSF;1 CSMI.OUT;1 CVMCEL.SSF;1 EXPCEL.TSF;1 GIV3.SSF;1 IDTCEL.TSF;1 SMI.SSF;1

Total of 49 files. \$ RUN EMUL

> THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

> SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN

INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

В

WHAT IS THE NAME OF THE CONFIGURATIN SPECIFICATION FILE TO BE OPENED FOR WRITING? EXPSYS.SSF

Select a component type for component 1.

- A Cell (this is a heading for chips to then be specified)
- B Add Chip
- C Multiply Chip
- D Delay Chip
- E Look Up Chip
- F quit (terminate structure entry)

D

Component number 1 is of type: DELY. What is the one input node number for this component?

What is the output node number for this component? 101

What numerical format is desired for this format?

- A floating point
- B fixed point

A

Should the component be 16 bit or 32 bit?

- A 16
- B 32

В

How many clock cycles is this chip?

0

The following parameters have been specified for component 1 of type DELY. Do you wish to change anything? (yes or no)

First input node: 1

Output node: 101

Numerical format: FLOT

```
16 bit or 32 bit size:
                                    32
         Clock cycle(s):
NO
    Select a component type for component
                                             2.
             Cell (this is a heading for chips to then be specified)
             Add Chip
         В
             Multiply Chip
         D
             Delay Chip
            Look Up Chip
         E
             quit (terminate structure entry)
D
    Component number
                         2 is of type:
                                         DELY. What is the one input
    node number for this component?
    What is the output node number for this component?
101 2
    What numerical format is desired for this format?
             floating point
             fixed point
Α
    Should the component be 16 bit or 32 bit?
            16
         В
             32
R
   How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                   2 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
                        102
         Numerical format:
                            FLOT
         16 bit or 32 bit size:
                                    32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
         В
             Multiply Chip
         C
         D
             Delay Chip
             Look Up Chip
         Ε
             quit (terminate structure entry)
D
                         3 is of type:
                                         DELY. What is the one input
    Component number
    node number for this component?
3
    What is the output node number for this component?
201
    What numerical format is desired for this format?
         A floating point
```

```
B fixed point
Α
    Should the component be 16 bit or 32 bit?
             16
             32
         R
R
    How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                      3 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
                         201
         Output node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                     32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         С
         D
             Delay Chip
             Look Up Chip
         E
             quit (terminate structure entry)
D
    Component number
                          4 is of type:
                                           DELY. What is the one input
    node number for this component?
    What is the output node number for this component?
202
    What numerical format is desired for this format?
            floating point
         Α
         В
             fixed point
Α
    Should the component be 16 bit or 32 bit?
         Α
            16
         В
             32
В
    How many clock cycles is this chip?
0
    The following parameters have been specified for component type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
                         202
         Numerical format:
                              FLOT
                                      32
         16 bit or 32 bit size:
         Clock cycle(s):
NO
    Select a component type for component
         A Cell (this is a heading for chips to then be specified)
```

```
В
              Add Chip
              Multiply Chip
              Delay Chip
          D
              Look Up Chip
          Ε
              quit (terminate structure entry)
 D
                                           DELY. What is the one input
                          5 is of type:
     Component number
     node number for this component?
     What is the output node number for this component?
 5
     What numerical format is desired for this format?
              floating point
          В
              fixed point
 Α
     Should the component be 16 bit or 32 bit?
             16
          Α
          В
              32
. в
     How many clock cycles is this chip?
 1
     The following parameters have been specified for component
                                                                     5 of
     type DELY. Do you wish to change anything? (yes or no) First input node: 109
          Output node:
                              FLOT
          Numerical format:
                                      32
          16 bit or 32 bit size:
          Clock cycle(s):
 NO
     Select a component type for component
               Cell (this is a heading for chips to then be specified)
               Add Chip
               Multiply Chip
              Delay Chip
          Ε
               Look Up Chip
               quit (terminate structure entry)
 E
                                          LCCK. What is the one input
                           6 is of type:
      Component number
      node number for this component?
 209
      What is the output node number for this component?
  6
      What numerical format is desired for this format?
           A floating point
               fixed point
      Should the component be 16 bit or 32 bit?
```

```
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                     6 of
    type LOOK. Do you wish to change anything? (yes or no)
         First input node:
                              209
         Output node:
         Numerical format:
                             FLOT
                                     32
         16 bit or 32 bit size:
         Clock Cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         С
             Delay Chip
Look Up Chip
         ם
             quit (terminate structure entry)
С
    Component number
                         7 is of type:
                                          MULT. What is input node
              1for this component?
    number
                                          MULT. What is input node
    Component number
                         7 is of type:
              2for this component?
6
    What is the output node number for this component?
7
    What numerical format is desired for this format?
             floating point
         A
         3
             fixed point
A
    Should the component be 16 bit or 32 bit?
             16
         R
             32
В
    How many clock cycles is this chip?
                                                                   7 of
    The following parameters have been specified for component
    type MULT. Do you wish to change anything? (yes or nc) First input node: 5
         Second input node:
         Cutput node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                     32
         Clock Cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
```

```
Multiply Chip
         D
             Delay Chip
         E
             Look Up Chip
             quit (terminate structure entry)
         F
Α
    Enter the number of input nodes of this cell.
    Enter the number of output nodes of the cell.
1
    Enter the number of chips in cell.
    Do you wish to change anything for this cell? (y or n)
    Number of input nodes:
    Number of output nodes:
    Number of chips in cell:
    Select a component type for component
              Cell (this is a heading for chips to then be specified)
              Add Chip
             Multiply Chip
         D
             Delay Chip
             Look Up Chip
         E
              quit (terminate structure entry)
D
                          9 is of type:
                                           DELY. What is the one input
    Component number
    node number for this component?
1
    What is the output node number for this component?
3
    What numerical format is desired for this format?
              floating point
             fixed point
         3
Α
    Should the component be 16 bit or 32 bit?
             16
         Α
              32
         В
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component type DELY. Do you wish to change anything? (yes or no)
                                                                       9 cf
          First input node:
          Cutput node:
                              FLOT
         Numerical format:
          16 bit or 32 bit size:
          Clock cycle(s):
NO
```

Select a component type for component 10.

```
Cell (this is a heading for chips to then be specified)
             Add Chip
         В
             Multiply Chip
         С
         D
             Delay Chip
         E
             Look Up Chip
             quit (terminate structure entry)
D
                                          DELY. What is the one input
    Component number
                        10 is of type:
    node number for this component?
2
    What is the output node number for this component?
    What numerical format is desired for this format?
             floating point
         Α
         В
             fixed point
Α
    Should the component be 16 bit or 32 bit?
            16
         Α
         R
             32
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                   10 of
    type DELY. Do you wish to change anything? (yes or no)
    First input node: 2
         Cutput node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                     32
         Clock cycle(s):
NO
    Select a component type for component
                                             11.
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         D
             Delay Chip
         Ε
             Look Up Chip
         F
             quit (terminate structure entry)
D
    Component number
                        11 is of type:
                                          DELY. What is the one input
    node number for this component?
    What is the output node number for this component?
5
    What numerical format is desired for this format?
             floating point
             fixed point
Ä
    Should the component be 16 bit or 32 bit?
            16
```

```
B 32
В
   How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                  11 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
         Numerical format:
                             FLOT
         16 bit or 32 bit size:
                                    32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         D
             Delay Chip
             Lock Up Chip
         Ε
             quit (terminate structure entry)
D
                                         DELY. What is the one input
    Component number
                        12 is of type:
    node number for this component?
    What is the output node number for this component?
6
    What numerical format is desired for this format?
             floating point
         A
         В
             fixed point
Α
    Should the component be 16 bit or 32 bit?
         A
             16
         В
             32
В
    How many clock cycles is this chip?
٥
    The following parameters have been specified for component
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
         Numerical Colmet:
                             FLOT
                                    32
         16 bit or 32 bit size:
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
         В
             Add Chip
         С
             Multiply Chip
             Delay Chip
             Look Up Chip
             quit (terminate structure entry)
```

```
С
    Component number
                       13 is of type: MULT. What is input node
    number
              1for this component?
3
                        13 is of type:
    Component number
                                         MULT. What is input node
              2for this component?
    number
    What is the output node number for this component?
7
    What numerical format is desired for this format?
             floating point
             fixed point
Α
    Should the component be 16 bit or 32 bit?
         Α
            16
         R
            32
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
    type MULT. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
         Output node:
         Numerical format: FLO
16 bit or 32 bit size:
                            FLOT
                                    32
         Clock Cycle(s):
Oli
    Select a component type for component
                                             14.
             Cell (this is a heading for chips to then be specified) Add Chip
         Е
             Multiply Chip
         C
             Delay Chip
             Look Up Chip
         Ε
             quit (terminate structure entry)
                        14 is of type:
                                        MULT. What is input node
    Component number
    number 1 for this component?
    Component number
                       14 is of type:
                                        MULT. What is input node
    number
             2for this component?
    What is the output node number for this component?
8
    What numerical format is desired for this format?
            floating point
             fixed point
```

```
Should the component be 16 bit or 32 bit?
         Α
             16
         В
             32
В
   How many clock cycles is this chip?
   The following parameters have been specified for component
                                                                   14 of
    type MULT. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
         Output node:
         Numerical format: FLC
16 bit or 32 bit size:
                             FLOT
                                    32
         Clock Cycle(s):
NO
    Select a component type for component
                                             15.
             Cell (this is a heading for chips to then be specified)
             Add Chip
         В
         С
             Multiply Chip
         ם
             Delay Chip
             Look Up Chip
         Ε
             quit (terminate structure entry)
В
    Component number
                        15 is of type:
                                          ADDR. What is input node
    number
              1for this component?
7
    Component number
                        15 is of type:
                                          ADDR. What is input node
    number
              2for this component?
8
    What is the output node number for this component?
9
    What numerical format is desired for this format?
             floating point
         Α
         В
             fixed point
A
    Should the component be 16 bit cr 32 bit?
         Α
             16
             32
3
    How many clock cycles is this chip?
    The following parameters have been specified for component
    type ADDR. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
         Cutput ncde:
                              FLOT
         Mumerical format:
         16 bit or 32 bit size:
                                     32
         Clack Cycle(s):
```

```
NO
    Select a component type for component
                                             16.
             Cell (this is a heading for chips to then be specified)
         В
             Add Chip
         С
             Multiply Chip
             Delay Chip
             Look Up Chip
         E
             quit (terminate structure entry)
A
    Enter the number of input nodes of this cell.
2
    Enter the number of output nodes of the cell.
1
    Enter the number of chips in cell.
7
    Do you wish to change anything for this cell? (y or n)
    Number of input nodes:
    Number of output nodes:
    Number of chips in cell:
NO
    Select a component type for component
                                             17.
             Cell (this is a heading for chips to then be specified)
             Add Chip
         В
         С
             Multiply Chip
             Delay Chip
         E
             Look Up Chip
         F
             quit (terminate structure entry)
D
    Component number
                        17 is of type: DELY. What is the one input
    node number for this component?
1
    What is the output node number for this component?
3
    What numerical format is desired for this format?
         Α
             floating point
            fixed point
         В
Α
    Should the component be 16 bit or 32 bit?
```

Α 16

8 32

В

How many clock cycles is this chip?

1

The following parameters have been specified for component 17 of type DELY. Do you wish to change anything? (yes or no) First input node: 1 Output node: Numerical format: FLOT

```
16 bit or 32 bit size:
                                    32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
         С
             Multiply Chip
         D
             Delay Chip
         E
             Look Up Chip
             quit (terminate structure entry)
D
    Component number
                        18 is of type:
                                          DELY. What is the one input
    node number for this component?
2
    What is the output node number for this component?
4
    What numerical format is desired for this format?
             floating point
             fixed point
         В
A
    Should the component be 16 bit or 32 bit?
         A
             16
         В
             32
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                   18 cf
    type DELY. Do you wish to change anything? (yes or no) First input node: 2
         Output node:
         Numerical format:
                             FLOT
         16 bit or 32 bit size:
                                     32
         Clock cycle(s):
NO
    Select a component type for component
             Cell (this is a heading for chips to then be specified)
             Add Chip
             Multiply Chip
         C
         D
             Delay Chip
         Ε
             Look Up Chip
             quit (terminate structure entry)
D
                                          DELY. What is the one input
    Component number
                       19 is of type:
    node number for this component?
    What is the output node number for this component?
    What numerical format is desired for this format?
         floating point
```

```
B fixed point
A
    Should the component be 16 bit or 32 bit?
            16
             32
         R
В
    How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                   19 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
                                3
         Output node:
         Numerical format: FLO
16 bit or 32 bit size:
                             FLOT
                                    32
         Clock cycle(s):
NO
    Select a component type for component
                                             20.
             Cell (this is a heading for chips to then be specified)
             Add Chip
            Multiply Chip
         С
             Delay Chip
             Look Up Chip
         Ε
             quit (terminate structure entry)
D
                        20 is of type: DELY. What is the one input
    Component number
    node number for this component?
    What is the output node number for this component?
б
    What numerical format is desired for this format?
            floating point
         В
            fixed point
A
    Should the component be 16 bit or 32 bit?
            16
         A
         В
             32
В
    How many clock cycles is this chip?
0
    The following parameters have been specified for component
                                                                   20 of
    type DELY. Do you wish to change anything? (yes or no)
         First input node:
         Output node:
         Numerical format:
                             FLOT
                                     32
         16 bit or 32 bit size:
         Clock cycle(s):
NO.
    Select a component type for component
         A Cell (this is a heading for chips to then be opecified)
```

```
Add Chip
              Multiply Chip
              Delay Chip
          D
              Look Up Chip quit (terminate structure entry)
          Ε
 С
     Component number
                          21 is of type:
                                           MULT. What is input node
     number
             lfor this component?
 3
     Component number
                          21 is of type:
                                           MULT. What is input node
              2for this component?
     number
 5
     What is the output node number for this component?
 7
     What numerical format is desired for this format?
              floating point
          В
              fixed point
. A
     Should the component be 16 bit or 32 bit?
             16
          Α
          В
               32
 В
     How many clock cycles is this chip?
 1
     The following parameters have been specified for component
                                                                    21 of
      type MULT. Do you wish to change anything? (yes or no)
          First input node:
                                 3
          Second input node:
          Cutput node:
          Numerical format:
                               FLOT
          16 bit or 32 bit size:
                                      32
          Clock Cycle(s):
 011
      Select a component type for component
                                              22.
               Cell (this is a heading for chips to then be specified)
               Add Chip
              Multiply Chip
          С
              Delay Chip
              Look Up Chip
          Ε
              quit (terminate structure entry)
 С
                         22 is of type:
      Component number
                                           MULT. What is input node
      number 1 for this component?
                          22 is of type:
      Component number
                                           MULT. What is input node
               2for this component?
     number
  6
     What is the output node number for this component?
  Ê
```

```
What numerical format is desired for this format?
            floating point
         A
            fixed point
Α
    Should the component be 16 bit or 32 bit?
        A 16
            32
В
    How many clock cycles is this chip?
1
    The following parameters have been specified for component
                                                                 22 of
    type MULT. Do you wish to change anything? (yes or no)
         First input node:
         Second input node:
         Output node:
         Numerical format: FLOT
         16 bit or 32 bit size:
                                   32
         Clock Cycle(s):
NO
    Select a component type for component
                                           23.
            Cell (this is a heading for chips to then be specified)
            Add Chip
         В
         С
            Multiply Chip
            Delay Chip
         E
            Look Up Chip
            quit (terminate structure entry)
В
    Component number
                       23 is of type: ADDR. What is input node
    number
           1for this component?
7
    Component number
                      23 is of type: ADDR. What is input node
    number
             2for this component?
8
    What is the output node number for this component?
9
    What numerical format is desired for this format?
           floating point
         Α
            fixed point
Α
    Should the component be 16 bit or 32 bit?
            16
            32
         Б
В
    How many clock cycles is this chip?
    The following parameters have been specified for component
                                                                 23 of
    type ADIR. Do you wish to change anything? (yes or no)
        First input node:
```

```
Second input node:
        Output node:
        Numerical format: FLOT
        16 bit or 32 bit size:
        Clock Cycle(s):
NO
   Select a component type for component
```

24.

- Cell (this is a heading for chips to then be specified)
- Add Chip
- C Multiply Chip
- Delay Chip
- E Look Up Chip
- quit (terminate structure entry)

F

AT THIS TIME, DO YOU WANT TO:

- MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES. Α
- В GENERATE A NEW SYSTEM SPECIFICATION FILE.
- GENERATE A NEW TEST RUN SPECIFICATION FILE.
- EXIT FROM EMUL

\$ TYPE EXPSYS.SSF ONFIGURATIN

0 10	·· ·					
1	0	101	FLOT	DELY	32	0
2	0	102	FLOT	DELY	32	0
3	0	201	FLOT	DELY	32	0
4	0	202	FLOT	DELY	32	0
109	0	5	FLOT	DELY	32	1
209	0	6	FLOT	LOOK	32	1 1 1
5	6	7	FLOT	MULT	32	1
2	1	7				
1	0	3	FLOT	DELY	32	1
2	0	4	FLOT	DELY	32	1
3	0	5	FLOT	DELY	32	0
4	0	6	FLOT	DELY	32	
3	5	7	FLOT	MULT	32	0 1 1
4	6	8	FLOT	MULT	32	1
7	8	9	FLOT	ADDR	32	1
2	1	7				_
1	0	3	FLOT	DELY	32	1
2	0	4	FLOT	DELY	32	1
3	0	5	FLOT	DELY	32	0
4	О	6	FLOT	DELY	32	0
3	5	7	FLOT	MULT	32	1
4	6	8	FLOT	MULT	32	1
7	8	9	FLCT	ADDR	32	1
\$ RUN	EMUL					_

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY FROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE THREE OF ALCHOROUTH OFFICERS TOOK INTO

INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

С

WHAT IS THE NAME OF THE EXPERIMENT SPECIFICATION FILE TO BE OPENED FOR WRITING?
EXPSYS.TSF

At this time EMUL requires a general knowledge of the system that will now be tested. How many input snapshots of the input data do you want to process?

What are the total number of chips in the system you are specifying, that are not located within a cell?

What are the total number of cells in the array processor?

The following parameters have been specified for this system. Do you wish to change anything? (yes or no)

Number of snapshots: 1

Number of snapshots:
Number of chips: 7
Number of cells: 2

NO

7

For each input node of snap no. 1enter a line of input containing input node number, input data value and chip to which this data enters.

How many input nodes will you enter at this time?

ENTER 4 LINES OF INFUT DATA AT THIS TIME (input node no., data value, input chip no.)

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- 5 81.17 77011 2151

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY FROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

WHAT IS THE NAME OF THE INPUT EMU FILE?

EXPSYS.TSF

WHAT IS THE NAME OF THE OUTPUT FILE?

EXPSYS.OUT

WHAT IS THE NAME OF THE INPUT CHIP FILE?

EXPSYS.SSF

WHAT IS THE SPECIAL VISIBLE CHIP INPUT FILE

(ENTER 'NONE' IF THERE IS NONE)

(THE SPECIAL VISIBLE OUTPUT IS ALWAYS WRITTEN TO FILE 'SPVIS.OUT') ?

NONE

PULSING THE DATA...

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

3 TYPE ENDEMALOUT

*******THE SYSTOLIC EMULATOR HAS BEEN ACTIVATED******

THE FOLLOWING INFORMATION REGARDING EACH ELEMENT HAS BEEN GIVEN TO THE EMULATOR

CHIP NUMBER		NODES MBERS	OUTPUT NODE NUMBER	CHIP OPERATION CHIP	CLOCK CYCLES
1	1	0	101	Delay (Time Shift)	0
2	2	0	102	Delay (Time Shift)	0
3	3	0	201	Delay (Time Shift)	0
4	4	0	202	Delay (Time Shift)	0
5	109	0	5	Delay (Time Shift)	1
6	209	0	6	Look Up: Sq Root Recip.	1
7	5	6	7	Multiplication	1

SNAPSHOT NUMBER 1 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows:

Input Node Number Actual Data Value

nput N	loge	Number		Actual Data Value		
	1			1.00		
	2			2.00		
	3			3.00		
	4			4.00		
101		1	0	3	Delay (Time Shift)	1
102		2	0	4	Delay (Time Shift)	1
103		3	0	5	Delay (Time Shift)	0
104		4	0	6	Delay (Time Shift)	0
105		3	5	7	Multiplication	1
106		4	6	8	Multiplication	1
107		7	8	9	Addition	1
201		1	0	3	Delay (Time Shift)	1
202		2	Ó	4	Delay (Time Shift)	1
203		3	0	5	Delay (Time Shift)	0
204		4	ō	6	Delay (Time Shift)	0
205		3	5	7	Multiplication	1
206		4	6	8	Multiplication	1
207		7	8	9	Addition	1

ELEMENTS HAVE BEEN GROUPED ACCORDING TO INPUT READINESS. PROCESSING ACCORDING TO SPECIFIED OPERATION CAN NOW BEGIN!

SNAPSHOT 1SHALL NOW BEGIN

Cycle 1 of snapshot 1 is ready to process 8 elements will output data.

These Chips are:

- 1. Chip Number OUTPUT OF DELAY CHIP 1 IS 1.00 IT HAS A DELAYOF 0 CLOCK CYCLES OUTPUT OF CHIP 1 IS 1.00
- 2. Chip Number OUTPUT OF DELAY CHIP 2 IS 2.00

IT HAS A DELAYOF 0 CLOCK CYCLES OUTPUT OF CHIP 2 IS 2.00

- 3. Chip Number 3
 OUTPUT OF DELAY CHIP 3 IS 3.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 3 IS 3.00
- 4. Chip Number 4
 OUTPUT OF DELAY CHIP 4 IS 4.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 4 IS 4.00
- 5. Chip Number 101
 OUTPUT OF DELAY CHIP 101 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 101 IS 1.00
- 6. Chip Number 102
 OUTPUT OF DELAY CHIP 102 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 102 IS 2.00
- 7. Chip Number 201
 OUTPUT OF DELAY CHIP 201 IS 3.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 201 IS 3.00
- 8. Chip Number 202
 OUTPUT OF DELAY CHIP 202 IS 4.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 202 IS 4.00

Cycle 2 of snapshot 1 is ready to process 8 elements will output data.

These Chips are:

- 1. Chip Number 103
 OUTPUT OF DELAY CHIP 103 IS 1.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 103 IS 1.00
- 2. Chip Number 104
 OUTPUT OF DELAY CHIP 104 IS 2.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 104 IS 2.00
- 3. Chip Number 203

 CUTPUT OF DELAY CHIP 203 IS 3.00

 IT HAS A DELAYOF 0 CLOCK CYCLES

 OUTPUT OF CHIP 203 IS 3.00
- 4. Chip Number 204
 OUTPUT OF DELAY CHIP 204 IS 4.00
 IT HAS & DELAYOF C CLOCK CYCLES

	OUTPUT OF CHIP	204 IS	4.00
5.	Chip Number 109 1.00 * OUTPUT OF CHIP	1.00 =	
6.	Chip Number 106 2.00 * OUTPUT OF CHIP	2.00 =	4.00 4.00
7.	Chip Number 209 3.00 * OUTPUT OF CHIP	3.00 =	
8.	Chip Number 200 4.00 * OUTPUT OF CHIP	4.00 =	16.0 16.0
111111111111111111111111111111111111111	7//////////////////////////////////////	///////////////////////////////////////	//////////////////////////////////////
2 el These (of snapshot 1 is ements will outpo hips are: Chip Number 107 1.00 + OUTPUT OF CHIP	ut data. 7 4.00 =	5.00
2,	Chip Number 207 9.00 + OUTPUT OF CHIP	16.0 ≈	
111111111111111	111111111111111111111111111111111111111	///////////////////////////////////////	//////////////////////////////////////
2 el These 0 1.	of snapshot 1 is ements will outpot hips are: Chip Number OUTPUT OF DELAY IT HAS A DELAY CUTPUT OF CHIP	ut data. 5 Y CHIP 5 OF 1 CLO 5 IS	
	Chip Number (6 IS	C.200
11/////////////////////////////////////	7//////////////////////////////////////	///////////////////////////////////////	//////////////////////////////////////

Cycle 5 of snapshot 1 is ready to process 1 elements will output data.

ALL AVAILABLE INPUT DATA HAS BEEN READ.

THE EMULATOR WILL NOW BE DEACTIVATED

\$ LP EXPSYS.SSF

\$ LP EXPSYS.TSF

\$ LP EXPSYS.OUT

\$ LOG SMITHR

logged out at 13-DEC-1989 08:28:52.95Connection closed by remote

Appendix C

Interactive Element Feedback Example Emulation File

Welcome to VAX/VMS V5.1

Username: SMITHR

Password:

Welcome to VAX/VMS version V5.1 on node MISVX1 Last interactive login on Friday, 15-DEC-1989 10:142>

Lookup the phone number and office symbol of RADC personel, use the FIND command.

Send your MISVAX files to a LONEX printer, use the LP command.

\$ DIR

Directory DC\$DISK2:[SMITHR]

BOTH.DIR;1 EMUL.DIR;1 GADAR.DIR;1 INFO.DIR;1 LOGIN.COM;4 LOGIN.COM;2 LOGIN.JOU;1 SYSTEM.DIR;1

Total of 9 files.

\$ SET DEF DM [SMITHR.EMUL]

\$ DIR

Directory DC\$DISK2:[SMITHR.EMUL]

ALGOR1.TSF;1	BACSUB.SSF;1	BACSUB.TSF;1	BNDCEL.SSF;1
BNDCEL.TSF:1	CACEL.SSF:1	CBACSB.SSF;1	CBNDC2.SSF;1
CBNDCL.SSF;1	CBNDCL.TSF;1	CCMCEL.SSF;1	CCOREL.SSF;1
CCOREL.TSF;1	CINTC2.SSF;1	CINTCL.SSF;1	CMCEL.SSF;1
CMULCL.SSF;1	CMULCL.TSF;1	CMXSOL.SSF;1	CMXSOL.TSF;1
COM.DIR:1	CORREL.SSF;1	CSMCEL.SSF;1	CSMI.SSF;1
CSMI.TSF;1	CVDCEL.SSF;1	CVMCEL.SSF;1	EMUL.EXE:1
EXPCEL.OUT;1	EXPCEL.SSF;1	EXPCEL.TSF; 1	FOROOO.DAT;1
GIV2.SSF;1	GIV2.TSF;1	GIV3.SSF;1	GIV3.TSF;1
GIV4.SSF;1	IDTCEL.SSF;1	IDTCEL.TSF;1	INTCEL.SSF;1
INTCEL.TSF;1	MATSOL.SSF;1	SMI.SSF;1	SOURCE.DIR:1
SPVIS.OUT;1	TEST.DIR;1	WTCEL.SSF;1	WTCEL.TSF;1

Total of 48 files. S RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A

CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

В

WHAT IS THE NAME OF THE CONFIGURATIN SPECIFICATION FILE TO BE OPENED FOR WRITING? FEDBAK.SSF

Select a component type for component 1.

- A Cell (this is a heading for chips to then be specified)
- B Add Chip
- C Multiply Chip
- D Delay Chip
- E Look Up Chip
- F quit (terminate structure entry)

В

Component number 1 is of type: ADDR. What is input node number 1 for this component?

L

Component number 1 is of type: ADDR. What is input node number 2 for this component?

2

2

What is the output node number for this component?

What numerical format is desired for this format?

- A floating point
- B fixed point

A

Should the component be 16 bit or 32 bit?

- A 16
- B 32

В

1

How many clock cycles is this chip?

The following parameters have been specified for component 1 of type ADDR. Do you wish to change anything? (yes or no)

First input node: Second input node:

Output node: 2

Numerical format: FLOT

16 bit or 32 bit size: 32

Clock Cycle(s):

NO

Select a component type for component 2.

- Cell (this is a heading for chips to then be specified)
- B Add Chip
- C Multiply Chip
- D Delay Chip
- E Look Up Chip
- F quit (terminate structure entry)

F

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

S TYPE FEDBAK.SSF

ONFIGURATIN

1 2 2 FLOT ADDR 32 1

\$ RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

C

3

WHAT IS THE NAME OF THE EXPERIMENT SPECIFICATION FILE TO BE OPENED FOR WRITING? FEDBAK.TSF

At this time EMUL requires a general knowledge of the system that will now be tested. How many input snapshots of the input data do you want to process?

```
What are the total number of chips in the system you are
    specifying, that are not located within a cell?
1
   What are the total number of cells in the array processor?
   The following parameters have been specified for this system. Do you wish t
o change anything? (yes or no)
         Number of snapshots:
         Number of chips:
                              1
        Number of cells:
                              0
NO
    For each input node of snap no. lenter a line
    of input containing input node number, input data
    value and chip to which this data enters.
   How many input nodes will you enter at this time?
           2 LINES OF INPUT DATA AT THIS TIME
   (input node no., data value, input chip no.)
1 1 1
2 0 1
    For each input node of snap no. 2enter a line
   of input containing input node number, input data
    value and chip to which this data enters.
   How many input nodes will you enter at this time?
          1 LINES OF INPUT DATA AT THIS TIME
    (input node no., data value, input chip no.)
    For each input node of snap no. 3enter a line
    of input containing input node number, input data
    value and chip to which this data enters.
   How many input nodes will you enter at this time?
1
          1 LINES OF INPUT DATA AT THIS TIME
    (input node no., data value, input chip no.)
1 3 1
    AT THIS TIME, DO YOU WANT TO:
             MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
             GENERATE A NEW SYSTEM SPECIFICATION FILE.
             GENERATE A NEW TEST RUN SPECIFICATION FILE.
         C
             EXIT FROM EMUL
$ TYPE FEDBAK.TSF
X PER I MENT
  1
  0
```

1 1 1 1 1 1 2 0 1 1 1 2 1 1 1 3 1 1 0 0 \$ RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. HE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- EXIT FROM EMUL

WHAT IS THE NAME OF THE INPUT EMU FILE?

FEDBAK.TSF

WHAT IS THE NAME OF THE OUTPUT FILE?

FEDBAK . OUT

WHAT IS THE NAME OF THE INPUT CHIP FILE?

FEDBAK.SSF

WHAT IS THE SPECIAL VISIBLE CHIP INPUT FILE

(ENTER 'NONE' IF THERE IS NONE)

(THE SPECIAL VISIBLE OUTPUT IS ALWAYS WRITTEN TO FILE 'SPVIS.OUT') ?

PULSING THE DATA ...

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

\$ TYPE FEDBAK.OUT

********THE SYSTOLIC EMULATOR HAS BEEN ACTIVATED******

THE FOLLOWING INFORMATION REGARDING EACH ELEMENT HAS BEEN GIVEN TO THE EMULATOR

CHIP NUMBER INPUT NODES OUTPUT NODE CHIP OPERATION CHIP CLOCK CYCLES NUMBERS NUMBER

1 2 2 Addition

SNAPSHOT NUMBER 1 HAS BEGUN The following data has been accepted by the emulator for input as follows: Input Node Number Actual Data Value

1

1.00 2 0.00

ELEMENTS HAVE BEEN GROUPED ACCORDING TO INPUT READINESS. PROCESSING ACCORDING TO SPECIFIED OPERATION CAN NOW BEGIN!

SNAPSHOT 1SHALL NOW BEGIN

Cycle 1 of snapshot 1 is ready to process 1 elements will output data. These Chips are:

1. Chip Number 1

p Number 1 1.00 + 0.000E+00= 1.00 OUTPUT OF CHIP 1 IS 1.00

SNAPSHOT NUMBER 2 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows: Input Node Number Actual Data Value 2.00 1

SNAPSHOT 2SHALL NOW BEGIN

Cvcle 1 of snapshot 2 is ready to process 1 elements will output data. These Chips are:

1. Chip Number

2.00 + 1.00 3.00 OUTPUT OF CHIP 1 IS 3.00

SNAPSHOT NUMBER 3 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows: Input Node Number Actual Data Value

3.00 1

SNA PSHOT 3 SHALL NOW BEGIN

Cycle 1 of snapshot 3 is ready to process 1 elements will output data. These Chips are:

1. Chip Number 1 3.00 + 3.00 = 6.00 OUTPUT OF CHIP 1 IS 6.00

ALL AVAILABLE INPUT DATA HAS BEEN READ. THE EMULATOR WILL NOW BE DEACTIVATED

\$ LOG SMITHR

logged out at 15-DEC-1989 11:03:41.29Connection closed by remote

Appendix D

Associated SMI Processor Emulation Files

Welcome to VAX/VMS V5.2

-1

```
Username: SMITHR
Password:
      Welcome to VAX/VMS version V5.2 on node MISVX1
Lookup the phone number and office symbol of RADC personel, use the
FIND command.
Send your MISVAX files to a LONEX printer, use the LP command.
To get information on special utilities installed on the 8650 cluster,
$ dir
Directory DC$DISK2:[SMITHR]
                                 BOTH.DIR:1
                                                  EMUL.DIR:1
                ALGOR1.TSF;1
ALGOR1.SSF;1
                                 LOGIN.COM; 4
                                                  LOGIN.COM: 3
GADAR.DIR:1
                 INFO.DIR;1
                                 SYSTEM.DIR:1
                LOGIN.JOU;1
LOGIN.COM; 2
Total of 11 files.
$ type algor1.tsf
EXPERIMENT
 8
 47
 9
        2
        n
   3
             3
        1
        0
   5
        2
             5
       -1
             6
   6
   7
       -1
   1
        1
             1
   2
        0
             2
   3
        2
             3
   4
        0
             4
   5
             5
       1
   6
       -2
   7
             7
       -1
   1
        1
             1
             2
   2
       -1
   3
        1
             3
   4
        2
   5
        3
             5
   6
       -2
             6
   7
       -1
             7
        2
             1
   1
        3
   2
             2
       -1
             3
   3
       -1
             5
   5
        1
        4
             6
   6
```

Directory DCSDISK2: [SMITHR]

ALGOR1.SSF;1 GADAR.DIR;1 LOGIN.COM;2		INFO	R1.TSF; D.DIR;1 N.JOU;1		BOTH.DIR;1 LOGIN.COM;4 SYSTEM.DIR;1	EMUL.DIR;1 LOGIN.COM;3	
Total o							
\$ type							
CONFIGU			_			_	
1	0	101	FLOT	DELY	32	0	
2 3	0	102	FLOT	DELY	32	0	
	0	401	FLOT	DELY	32	0	
4 5 6 7	0	402	FLOT	DELY	32	0	
5	0	603	FLOT	DELY	32	0	
6	0	604	FLOT	DELY	32	0	
7	0	605	FLOT	DELY	32	0	
101	0	201	FLOT	DELY	32	0	
401	0	301	FLOT	DELY	32	0	
102	0	202	FLOT	DELY	32	0	
402	0	204	FLOT	DELY	32	0	
402	0	302	FLOT	DELY	32	0	
401	Ö	203	FLOT	DELY	32	0	
603	Ŏ	503	FLOT	DELY	32	Ö	
401	Õ	601	FLOT	DELY	32	0	
101	Õ	303	FLOT	DELY	32	Ō	
101	ŏ	501	FLOT	DELY	32	0	
604	ŏ	504	FLOT	DELY	32	Ŏ	
102	0	304	FLOT	DELY	32	Ō	
102	Ö	502	FLOT	DELY	32	Ŏ	
	0	602	LOT	DELY	32	Ŏ	
402	U	002	FUUT	UELI	J 4	U	

605 605 115 2331 3331 415 5330 6331 7005 806 7704 9909 7722 2	000000000000000000000000000000000000000	205 305 505 701 703 704 807 808 702 805 806 909 705 802 903 904 907 908 803 804 809 801 13	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELLY DELLY	32 32 32 32 32 32 32 32 32 32 32 32 32 3	000000000000000000000000000000000000000
1 2 3 4 3 6 7 9 10 11 13 14 5	0 0 0 0 5 4 8 0 0 9 0 11 12 2	3 4 5 6 7 8 9 10 11 12 13 14 15 26	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY MULT MULT ADDR DELY DELY ADDR DELY ADDR DELY ADDR ADDR	3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2	1 0 0 1 1 1 1 1 1
1 2 3 4 5 6 7 8 9 11 13 14 15 16 18 19 20 20 19	0 0 0 0 0 8 9 7 6 12 10 0 0 17 0 0 18 21	26 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY MULT MULT MULT MULT ADDR MULT DELY ADDR DELY ADDR DELY ADDR ADDR ADDR	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

21 22 25 26 25 28 24 5	0 0 0 22 27 23 29	25 26 27 28 29 30 31 26	FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY ADDR ADDR ADDR ADDR	32 32 32 32 32 32 32	1 1 1 1 1 1
123456789113456890091256584	0 0 0 0 0 0 0 8 9 7 6 12 10 0 0 17 0 0 0 18 12 10 0 0 0 12 12 12 12 12 12 12 12 12 12 12 12 12	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY DELY MULT MULT MULT ADDR MULT ADDR DELY ADDR ADDR ADDR ADDR ADDR ADDR ADDR	322 322 322 322 322 322 322 322 322 322	
2 1 2 3 4 3 6 7 9 10 11 13 14	1 0 0 0 0 5 4 8 0 9 0 11 12	13 3 4 5 6 7 8 9 10 11 12 13 14 15	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY MULT MULT ADDR DELY DELY ADDR DELY ADDR DELY ADDR ADDR	32 32 32 32 32 32 32 32 32 32 32 32 32 3	1 1 0 0 1 1 1 1 1 1 1
5 1 2 3 4 5 6 7 8 9 11	2 0 0 0 0 0 8 9 7 6 12	26 6 7 8 9 10 11 12 13 14 15	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY DELY MULT MULT MULT MULT ADDR MULT	3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2	0 0 0 0 1 1 1 1 1

14 15 16 18 19 20 20 19 21 22 25 26 25 28 24 5	0 0 17 0 0 0 18 21 0 0 0 22 27 23 29 2	17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 26	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY ADDR DELY DELY ADDR ADDR DELY DELY DELY ADDR ADDR ADDR ADDR ADDR ADDR	32 32 32 32 32 32 32 32 32 32 32 32 32 3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
12345678913151890091256584 113456890091256584	20 00 00 00 89 76 12 00 00 17 00 00 18 12 00 00 22 27 23 29 11	26 7 8 9 0 11 12 13 14 15 16 17 18 19 0 19 12 22 22 22 22 23 23 23 23 24 25 26 27 27 27 27 27 27 27 27 27 27 27 27 27	FLOTT	DELY DELY DELY DELY MULT MULT MULT ADDR MULT ADDR DELY ADDR ADDR ADDR ADDR ADDR ADDR ADDR ADD	32 32 32 32 32 32 32 32 32 32 32 32 32 3	
1 2 3 4 5 6 1 1 8 9 8 9 1 5 1 7 1 2 1 9 1 1 1 1 1 1 2 1 1 1 1 1 2 1 1 1 1	0 0 0 0 0 7 0 0 0 0 13 14 16 10 18 0 0	7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY MULT DELY MULT MULT MULT ADDR MULT ADDR MULT ADDR MULT LOOK	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 1 1 3 1 3 0 0 1 1 1 1 1 1 1 1 1 1 1

000000000001111111111111111111111111111	1 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
32222222222222222222222222222222222222	32 32 32 32 32 32 32 32 32 32 32 32 32 3
DELY DELY DELY DELY DELY DELY DELY MULT MULT MULT MULT MULT MULT DELY ADDR MULT ADDR M	MULT DELY DELY DELY DELY DELY DELY DELY MULT MULT MULT MULT MULT MULT MULT MULT
FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT
32 10 112 13 14 15 16 17 18 19 20 21 22 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31	40 41 32 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 37 37 37 37 37 37 37 37 37 37 37 37
2 0 0 0 0 0 0 0 0 0 0 111 167 175 14 0 0 0 0 18 0 0 0 0 18 19 19 19 19 19 19 19 19 19 19 19 19 19	38 39 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
9 123456789234567890123480256767 37	10 10 10 123456789231456789012348025

```
36
37
38
   26
27
36
                                      32
32
         34
                    FLOT
                             ADDR
                                             1
1
2
2
1
1
         35
                             ADDR
                    FLOT
                             DELY
                                      32
                    FLOT
                                      32
   37
         9
               39
                    FLOT
                             DELY
         38
                                      32
   10
               40
                    FLOT
                             MULT
                             MULT
   10
         39
               41
                     FLOT
                                      32
$ log
SMITHR
                 logged out at 21-DEC-1989 14:10:57.49Connection closed by remote ho
```

Welcome to VAX/VMS V5.2

Username: SMITHR

Password:

Welcome to VAX/VMS version V5.2 on node MISVX1

Last interactive login on Friday, 22-DEC-1989 07:51Z>

Send your MISVAX files to a LONEX printer, use the LP command.

To get information on special utilities installed on the 8650 cluster,

\$ SET DEF [SMITHR.EMUL]

\$ DIR

Directory DC\$DISK2:[SMITHR.EMUL]

ALGOR1.CUT;1	ALGOR1.SSF;1	ALGOR1.TSF;1	BACSUB.SSF;1
BACSUB.TSF;1	BNDCEL.SSF;1	BNDCEL.TSF;1	BNDCL2.SSF;1
BNDCL2.TSF;1	CACEL.SSF;1	CBACSB.SSF;1	CBNDC2.SSF;1
CBNDCL.SSF;1	CBNDCL.TSF;1	CCMCEL.SSF;1	CCOREL.SSF;1
CCOREL.TSF;1	CINTC2.SSF;1	CINTCL.SSF;1	CMCEL.SSF;1
CMULCL.SSF:1	CMULCL.TSF;1	CMXSOL.JSF;1	CMXSOL.TSF;1
COM.DIR;1	CORREL.SSF;1	CSMCEL.SSF;1	CSMI.SSF;1
CSMI.TSF;1	CVDCEL.SSF;1	CVMCEL.SSF;1	EMUL.EXE;1
EXPCEL.SSF;1	EXPCEL.TSF;1	FEDBAK.SSF;1	FEDBAK.TSF;1
GIV2.SSF;1	GIV2.TSF;1	GIV3.SSF;1	GIV3.TSF;1
GIV4.SSF;1	IDTCEL.SSF;1	IDTCEL.TSF;1	INTCEL.SSF;1
INTCEL.TSF;1	MATSOL.SSF;1	MUX.SSF;3	MUX.SSF;2
MUX.SSF;1	MUX.TSF;8	MUX.TSF;7	MUX.TSF;6
MUX.TSF;5	MUX.TSF;4	MUX.TSF;3	MUX.TSF;2
MUX.TSF;1	SMI.SSF;1	SOURCE.DIR;1	TEST.DIR;1
TYPE.:1	WTCEL.SSF:1	WTCEL.TSF;1	

Total of 63 files. S RUN EMUL

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM EMUL. EMUL IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

WHAT IS THE NAME OF THE INPUT EMU FILE?

ALGOR1.TSF

WHAT IS THE NAME OF THE OUTPUT FILE?

ALGOR1.OUT

WHAT IS THE NAME OF THE INPUT CHIP FILE?

ALGOR1.SSF

WHAT IS THE SPECIAL VISIBLE CHIP INPUT FILE

(EMTER 'NONE' IF THERE IS NONE)

(THE SPECIAL VISIBLE OUTPUT IS ALWAYS WRITTEN TO FILE 'SPVIS.OUT') ?

NONE

PULSING THE DATA...

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW TEST RUN SPECIFICATION FILE.
- D EXIT FROM EMUL

\$ TYPE ALGORI.OUT

*******THE SYSTOLIC EMULATOR HAS BEEN ACTIVATED******

THE FOLLOWING INFORMATION REGARDING EACH ELEMENT HAS BEEN GIVEN TO THE EMULATOR

CHIP NUMBER		NODES MBERS	OUTPUT NODE NUMBER	CHIP OPERATION CHIP CLOCK CYCLE	s
1	1	0	101	Delay (Time Shift) 0	
	2	0	102	Delay (Time Shift) 0	
2 3	2 3	Ō	401	Delay (Time Shift) 0	
4	4	Ō	402	Delay (Time Shift) 0	
5	5	Ŏ	603	Delay (Time Shift) 0	
6	5 6 7	Ö	604	Delay (Time Shift) 0	
6 7	7	Ŏ	605	Delay (Time Shift) 0	
8	101	0	201	Delay (Time Shift) 0	
9	401	Ŏ	301	Delay (Time Shift) 0	
10	102	Ö	202	Delay (Time Shift) 0	
11	402	Ŏ	204	Delay (Time Shift) 0	
12	402	Ö	302	Delay (Time Shift) 0	
13	401	Ö	203	Delay (Time Shift) 0	
14	603	Ö	503	Delay (Time Shift) 0	
15	401	Ŏ	601	Delay (Time Shift) 0	
16	101	Ó	303	Delay (Time Shift) 0	
17	101	Ŏ	501		
18	604	Ö	504	Delay (Time Shift) 0 Delay (Time Shift) 0	
19	102	Ŏ	304	Delay (Time Shift) 0	
20	102	Ö	502	Delay (Time Shift) 0	
21	402	ŏ	602	Delay (Time Shift) 0	
22	605	Ö	205	Delay (Time Shift) 0	
23	605	ŏ	305	Delay (Time Shift) 0	
24					

25	115	0	701	Delay	(Time	Shift)	0
26	230	0	703	Delay	(Time	Shift)	0
27	231	0	704	Delay	(Time	Shift)	0
28	330	0	807	Delay	(Time	Shift)	0
29	331	0	808	Delay	(Time	Shift)	0
30	415	0	702	Delay	(Time	Shift)	0
31	530	0	805	Delay	(Time	Shift)	0
32	531	0	806	Delay	(Time	Shift)	0
33	630	0	905	Delay	(Time	Shift)	0
34	631	0	906	Delay	(Time	Shift)	0
35	605	0	909	Delay	(Time	Shift)	
36	909	0	705	Delay	(Time	Shift)	8
37	701	0	802	Delay	(Time	Shift)	0
38	702	0	902	Delay	(Time	Shift)	0
39	805	0	903	Delay	(Time	Shift)	0
40	806	0	904	Delay	(Time	Shift)	0
41	703	0	907	Delay	(Time	Shift)	0
42	704	0	908	Delay	(Time	Shift)	0
43	905	0	803	Delay	(Time	Shift)	0
44	906	0	804	Delay	(Time	Shift)	0 0
45	909	0	809			Shift)	0
46	722		801	Delay	(Time	Shift)	0
47	722	0	901	-		Shift)	0
				_			

SNAPSHOT NUMBER 1 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows:
Input Node Number Actual Data Value

nput	Node	Number		Actual Data	value					
	1			2.00						
	2 3			0.00 1.00						
				0.00						
	. 4									
	2			2.00						
	5 6 7			-1.00						
101	•	,	0	-1.00		Dol av	(Time	Shift)	1	
101		<u> </u>	0	3		Delay		Shift)	1	
102		2 3	0	5				Shift)	Ō	
103		4				Delay		Shift)		
104 109		3	0 5	6 7		Delay		Shift)	1	
		6	4	8				Shift)	1	
106		7	8	9		Delay		Shift)	1	
108		ģ	Ö	10				Shift)	1	
109		10	Ö	11				Shift)	0 1 1 1 1 1 1	
110		10	ğ	12		Delay		Shift)	ī	
111		11	ó	13		Delay		Shift)	ī	
112		13	11	14				Shift)	ī	
111		14	12	15		Delay		Shift)	1	
20		1	0	6				Shift)	Ō	
202		2	0	7				Shift)	0	
203		3	0	8		Delay	(Time	Shift)	0	
204		4	0	9		Delay	(Time	Shift)	0	
209	5	5	0	10		Delay	(Time	Shift)	0 1 1 1	
200	5	6	8	11		Delay		Shift)	1	
201		7	9	12		Delay		Shift)		
20	3	8	7	13		Delay		Shift)	1	
209		9	6	14		Delay		Shift)	1	
21	0	11	12	15		Delay		Shift)	1	
21	1	13	10	16		Delay	(Time	Shift)	1	

212	14	0	17	Delav	(Time	Shift)	1
						Shift)	ī
213	15	0	18				
214	16	17	19			Shift)	1
215	18	0	20	Delay	(Time	Shift)	1
216	ĩğ	ŏ	21			Shift)	1
							ī
217	20	0	22			Shift)	
218	20	18	23			Shift)	1
219	19	21	24	Delav	(Time	Shift)	1
220	21	-0	25			Shi ² t)	1
221	22	0	26			Shif)	1
222	25	0	27	Delay	(Time	Shift)	1
223	26	22	28	Delav	(Time	Shift)	1
224	25	27	29			Shift)	1
							ī
225	28	23	30			Shift)	
226	24	29	31			Shift)	1
301	1	0	6	Delay	(Time	Shift)	0
302	2	ŏ	7	Delay		Shift)	0
							ŏ
303	3	0	8			Shift)	
304	4	0	9	Delay		Shift)	0
305	5	0	10	Delay	(lime	Shift)	1
306	6	8	11	Delay		Shift)	1
			12	Delay		Shift)	ī
307	7	9					
308	8	7	13	Delay		Shift)	1
309	9	6	14	Delay	(Time	Shift)	1
310	11	12	15	Delay	(- : me	Shift)	1
	13	10	16	Delay	(Time	Shift)	ī
311							ī
312	14	0	17			Shift)	
313	15	0	18	Delay		Shift)	1
314	16	17	19	Delay	(Time	Shift)	1
315	18	Ď	20			Shift)	1
316	19	0	21			Shift)	1
317	20	0	22			Shift)	-
318	20	18	23	Delav	(Time	Shift)	1
319	19	21	24	Delay		Smift)	1
							ī
320	21	0	25	Delay	(Time	Shift)	
321	22	0	26	Delay		Shift)	1
322	25	0	27	Delay	(Time	Shift)	1
323	26	22	28	Delav	(Time	Shifc)	1
			29			Shift)	1
324	25	27					
325	28	23	30			Shift)	1
326	24	29	31	Delay	(Time	Shift)	1
401	1	0	3	Delay	(Time	Shift)	1
402	2	ŏ	4			Shift)	1
							ō
403	3	0	5	Delay		Shift)	
404	4	0	6	Delay		Shift)	0
405	3	5	7	Delay	(Time	Shift)	1
406	6	4	8	Delay	(Time	Shift)	1
							ī
407	7	8	9	•		Shift)	
408	9	0	10	Delay	(Time	Shift)	1
409	10	0	11	Delay	(Time	Shift)	1
410	10	9	12			Shift)	1
						Shift)	ī
411	11	0	13	Delay			
412	13	11	14	Delay		Shift)	1
413	14	12	15	Delay		Shift)	1
501	1	0	6	Delay		Shift)	0
502	2	ō	7	Delay		Shift)	ō
	4						
503	3	0	8	Delay	(Time	Shift)	0
504	4	0	9	Delay		Shift)	0
505	5	0	16	Delay	(Time	Shift)	1
506	6	8	11	Delay		Shift)	1
200	ŭ	o	**	Scray	,		_

5.05	_	_					
507	7	9	12	Delay	(Time	Shift)	1
508	8	7	13	Delay	(Time	Shift)	1
5 0 9	9	6	14	Delay	(Time	Shift)	1
510	11	12	15	Delay		Shift)	ĩ
511	13	10	16	Delay		Shift)	1
512	14	0	17	Delay		Shift)	ī
513	15	Ŏ	18			Shift)	ī
514	16	17	19	Delay		Shift)	i
515	18	ō	20			Shift)	
516	19	ŏ	21	Delay	(11me		1
517	20	ŏ	22	Delay		Shift)	1
518				Delay		Shift)	1
519	20	18	23			Shift)	1
	19	21	24			Shift)	1
520	21	0	25	Delay		Shift)	1
521	22	0	26	Delay	(Time	Shift)	1
522	25	0	27	Delay	(Time	Shift)	1
523	26	22	28	Delay	(Time	Shift)	1
524	25	27	29	Delay		Shift)	ī
525	28	23	30			Shift)	1
526	24	29	31			Shift)	i
601	1	0	6			Shift)	
602	2	ő	7				0
603	3	ŏ	8			Shift)	0
604						Shift)	0
	4	0	9			Shift)	0
605	5	0	10			Shift)	1
606	6	8	11			Shift)	1
6 07	7	9	12	Delay	(Time	Shift)	1
608	8	7	13	Delay	(Time	Shift)	1
609	9	6	14	Delay		Shift)	1
610	11	12	15	Delay			ī
611	13	10	16	Delay			1
612	14	0	17	_		Shift)	î
613	15	0	18	Delay		Shift)	ī
614	16	17	19			Shift)	1
615	18	ō	20			Shift)	
616	19	Ö	21				1
617	20	Ö		Delay			1
618			22			Shift)	1
	20	18	23	Delay			1
619	19	21	24	Delay			1
620	21	0	25	Delay			1
621	22	0	26	Delay	(Time	Shift)	1
622	25	0	27	Delay	(Time	Shift)	1
623	26	22	28	Delay	(Time	Shift)	1
624	25	27	29		(Time	Shift)	1
625	28	23	30			Shift)	1
626	24	29	31			Shift)	ī
701	1	0	6			Shift)	ō
702	2	0	7	Delay			ŏ
703	3	ŏ	8	Delay			
704	4	ŏ	9				1
705	5	ŏ	10	Delay			1
706	6	7		Delay			3
707	11	ó	11	Delay			1
			12	Delay			3
708	8	0	13	Delay			0
709	9	0	14	Delay			0
710	8	13	15	Delay			1
711	9	14	16	Delay	(Time	Shift)	1
712	15	16	17	Delay			ĩ
713	17	10	18	Delay			ī
714	12	18	19			Shift)	ī
			- -			;	-

715	19 0	20	Delay (Time Shift) 0
716	19 20		Delay (Time Shift) 1
717	21 0	22	Delay (Time Shift) 1
801	1 0	10	Delay (Time Shift) 0
802 803	2 0	11	Delay (Time Shift) 0
804	3 0	12	Delay (Time Shift) 0
805	4 0 5 0	13	Delay (Time Shift) 0
806	5 0 6 0	14	Delay (Time Shift) 0
807	7 0	15 16	Delay (Time Shift) 0
808	8 0	17	Delay (Time Shift) 0
809	9 0	18	Delay (Time Shift) 0 Delay (Time Shift) 1
810	12 11	19	
811	13 11	20	Delay (Time Shift) 1 Delay (Time Shift) 1
812	14 16	21	Delay (Time Shift) 1
813	15 17	22	Delay (Time Shift) 1
814	16 15	23	Delay (Time Shift) 1
815	17 14	24	Delay (Time Shift) 1
816	18 0	25	Delay (Time Shift) 2
817	19 0	26	Delay (Time Shift) 3
818 819	20 0	27	Delay (Time Shift) 3
820	21 0 22 18	28	Delay (Time Shift) 1
821	22 18 23 0	29 30	Delay (Time Shift) 1
822	24 0	31	Delay (Time Shift) 1
823	28 29	32	Delay (Time Shift) 1 Delay (Time Shift) 1
824	30 31	33	
825	32 25	34	Delay (Time Shift) 1 Delay (Time Shift) 1
826	25 33	35	Delay (Time Shift) 1
827	26 34	36	Delay (Time Shift) 1
828	27 35	37	Delay (Time Shift) 1
829 830	36 0	38	Delay (Time Shift) 2
831	37 0 10 38	39	Delay (Time Shift) 2
832	10 38 10 39	40	Delay (Time Shift) 1
901	1 0	41 10	Delay (Time Shift) 1
902	2 0	11	Delay (Time Shift) 0 Delay (Time Shift) 0
903	3 0	12	
904	4 0	13	Delay (Time Shift) 0 Delay (Time Shift) 0
905	5 0	14	Delay (Time Shift) 0
906	6 0	15	Delay (Time Shift) 0
907	7 0	16	Delay (Time Shift) 0
908	8 0	17	Delay (Time Shift) 0
909 910	9 0 12 11	18	Delay (Time Shift) 1
911		19	Delay (Time Shift) 1
912	13 11 14 16	20	Delay (Time Shift) 1
913	15 17	21 22	Delay (Time Shift) 1
914	16 15	23	Delay (Time Shift) 1 Delay (Time Shift) 1
915	17 14	24	
916	18 0	25	
917	19 0	26	Delay (Time Shift) 2 Delay (Time Shift) 3
918	20 0	27	Delay (Time Shift) 3
919	21 0	28	Delay (Time Shift) 1
920 921	22 18	29	Delay (Time Shift) 1
921	23 0 24 0	30	Delay (Time Shift) 1
923		31	Delay (Time Shift) 1
924	28 29 30 31	32 33	Delay (Time Shift) 1
925	32 25	34	Delay (Time Shift) 1
,	, a a j	34	Delay (Time Shift) 1

926	25	33	35	Delay	(Time Shift)	1
927	26	34	36	Delay	(Time Shift)	1
928	27	35	37	Delay	(Time Shift)	1
929	36	0	38	Delay	(Time Shift)	2
930	37	Ó	39	Delay	(Time Shift)	2
931	10	38	40	Delay	(Time Shift)	1
932	10	39	41	Delay	(Time Shift)	1

ELEMENTS HAVE BEEN GROUPED ACCORDING TO INPUT READINESS. PROCESSING ACCORDING TO SPECIFIED OPERATION CAN NOW BEGIN!

SNA PSHOT NUMBER 8 HAS BEGUN

The fol lowing data has been accepted by the emulator for input as follows:
Input Node Number Actual Data Value

II (III) F	Accuar
	2.00
	3.00
	-1.00
	-1.00
	-3.00
	5.00
	-1.00
	Munder

Cycle 8 of snapshot 1 is ready to process 11 elements will output data.

These Chips are:

- 1. Chip Number 35
 OUTPUT OF DELAY CHIP 35 IS -1.00
 IT HAS A DELAYOF 8 CLOCK CYCLES
 OUTPUT OF CHIP 35 IS -1.00
- 2. Chip Number 113
 OUTPUT OF DELAY CHIP 113 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 113 IS 2.00
- 3. Chip Number 413
 OUTPUT OF DELAY CHIP 413 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 413 IS 1.00
- 4. Chip Number 225
 OUTPUT OF DELAY CHIP 225 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 225 IS 2.00
- 5. Chip Number 226 OUTPUT OF DELAY CHIP 226 IS -1.00 IT HAS A DELAYOF 1 CLOCK CYCLES OUTPUT OF CHIP 226 IS -1.00
- 6. Chip Number 325

OUTPUT OF DELAY CHIP 325 IS 1.00 IT HAS A DELAYOF 1 CLOCK CYCLES OUTPUT OF CHIP 325 IS 1.00

- 7. Chip Number 326
 OUTPUT OF DELAY CHIP 326 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 326 IS 2.00
- 8. Chip Number 525
 OUTPUT OF DELAY CHIP 525 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 525 IS 2.00
- 9. Chip Number 526 OUTPUT OF DELAY CHIP 526 IS 1.00 IT HAS A DELAYOF 1 CLOCK CYCLES OUTPUT OF CHIP 526 IS 1.00
- 10. Chip Number 625
 OUTPUT OF DELAY CHIP 625 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 625 IS 1.00
- 11. Chip Number 626
 OUTPUT OF DELAY CHIP 626 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 626 IS 1.00

Cycle 16 of snapshot 1 is ready to process 8 elements will output data.
These Chips are:

- 1. Chip Number 46
 OUTPUT OF DELAY CHIP 46 IS 2.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 46 IS 2.00
- 2. Chip Number 47
 OUTPUT OF DELAY CHIP 47 IS 2.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 47 IS 2.00
- 3. Chip Number 801
 OUTPUT OF DELAY CHIP 801 IS 2.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 801 IS 2.00
- 4. Chip Number 901
 OUTPUT OF DELAY CHIP 901 IS 2.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 901 IS 2.00
- 5. Chip Number 831
 OUTPUT OF DELAY CHIP 831 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES

OUTPUT OF CHIP 831 IS 2.00

- 6. Chip Number 832
 OUTPUT OF DELAY CHIP 832 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 832 IS 2.00
- 7. Chip Number 931
 OUTPUT OF DELAY CHIP 931 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 931 IS 2.00
- 8. Chip Number 932
 OUTPUT OF DELAY CHIP 932 IS 2.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 932 IS 2.00

Cycle 16 of snapshot 2 is ready to process 8 elements will output data.
These Chips are:

- 1. Chip Number 46
 OUTPUT OF DELAY CHIP 46 IS 1.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 46 IS 1.00
- 2. Chip Number 47
 OUTPUT OF DELAY CHIP 47 IS 1.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 47 IS 1.00
- 3. Chip Number 801
 OUTPUT OF DELAY CHIP 801 IS 1.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 801 IS 1.00
- 4. Chip Number 901
 OUTPUT OF DELAY CHIP 901 IS 1.00
 IT HAS A DELAYOF 0 CLOCK CYCLES
 OUTPUT OF CHIP 901 IS 1.00
- 5. Chip Number 831
 OUTPUT OF DELAY CHIP 831 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 831 IS 1.00
- 6. Chip Number 832
 OUTPUT OF DELAY CHIP 832 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 832 IS 1.00
- 7. Chip Number 931
 OUTPUT OF DELAY CHIP 931 IS 1.00
 IT HAS A DELAYOF 1 CLOCK CYCLES
 OUTPUT OF CHIP 931 IS 1.00
- 8. Chip Number 932 OUTPUT OF DELAY CHIP 932 IS 1.00

Appendix E

Associated Unitary Transformation Processor Emulation Files

CONFIGUR						
11 23 14 51 67 1221 2122 213 214 2122 213 214 246 118 2335 3318 533 4135 3336 3336 3336 3336 3336 3336 3336 3		101 102 103 203 201 202 303 301 202 205 206 207 304 402 403 503 500 600 600 600 600 600 600 600 600 600	FLOOT	DDEELLLLYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYY	32 32 32 32 32 32 32 32 32 32 32 32 32 3	000000000000000000000000000000000000000
1 2 3 5 6 5 6 10 11 15 14 15 12 17 13 18 18 7	0 0 0 0 0 0 0 0 7 8 0 12 0 16 10 0 0 18 18 18 18 19 23 6	4 5 6 7 8 9 10 11 12 13 14 16 15 17 18 19 20 21 22 23 24 39	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY DELY DELY DELY MULT MULT ADDR ADDR MULT LOOY MULT MULT MULT MULT MULT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	3 0 0 0 0 4 3 1 1 1 1 1 1 1 1 1

GIV5.SS

123456713124444121357900235781256566578	0 0 0 0 0 0 8 9 9 8 9 0 8 9 12 24 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	8 9 0 1 1 2 3 4 1 5 6 7 8 9 0 1 2 3 4 4 5 6 7 8 9 0 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	FLOTT FLOTT TTTT FLOOT TTTTTTTTTTTTTTTTT	DELLYYYY THE THE TOTAL THE	32232222222222222222222222222222222222	55500000000011111100001111001100111122
7 12 3 4 5 6 7 11 3 11 11 11 11 11 11 11 11 11 11 11 1	2 0 0 0 0 0 0 0 0 0 8 9 9 8 9 9 4 4 4 4 4 4 4 4 4 4 4 4 4 4	39 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	DELY DELY DELY DELY DELY DELY DELY MULT MULT MULT MULT MULT MULT MULT MULT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	99944440000001111110

44 45 46 7 8 9 10 11 12 13 14 16 15 17 18 19 20 11 21 21 31 31 31 31 31 31 31 31 31 31 31 31 31		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FLO CLOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCOCO	21 4 FLC 5 FLC 6 FLC 7 FLC 8 FLC 9 FLC 10 FLC 11 FLC 13 FLC 13 FLC 14 FLC 15 FLC 20 FLC 22 FLC 22 FLC 23 FLC 24 FLC 39 8 FLC 10 FLC 11	5 21 0 4 FLO 0 5 FLO 0 6 FLO 0 7 FLO 0 8 FLO 0 9 FLO 0 10 FLO 7 11 FLO 8 12 FLO 0 13 FLO 12 14 FLO 0 16 FLO 16 15 FLO 10 17 FLO 0 18 FLO 18 20 FLO 18 21 FLO 18 22 FLO 18 22 FLO 19 23 FLO 23 24 FLO 2 39 FLO 0 10 FLO 0 11 FLO 0 12 FLO 0 13 FLO 0 15 FLO 18 21 FLO 19 FLO 19 FLO 10 FLO 10 FLO 10 FLO 11 FLO 12 FLO 13 FLO 14 FLO 15 FLO 16 FLO 17 FLO 18 FLO 19 FLO 10 FLO 10 FLO 11 FLO 12 FLO 13 FLO 14 FLO 15 FLO 16 FLO 17 FLO 18 FLO 19 FLO 10 FLO 11 FLO 11 FLO 12 FLO 13 FLO 14 FLO 15 FLO 16 FLO 17 FLO 18 FLO 19 FLO 10 FLO 10 FLO 11 FLO 11 FLO 12 FLO 13 FLO 14 FLO 15 FLO 16 FLO 17 FLO
	46 21 45 67 89 10 112 113 114 115 115 116 116 117 118 119 119 119 119 119 119 119 119 119	0 46 5 21 0 4 0 5 0 6 0 7 0 8 0 9 0 10 7 11 8 12 0 13 12 14 0 16 16 15 10 17 0 18 0 19 18 20 18 21 19 23 24 2 39 0 8 0 9 0 10 0 11 0 12 0 13 0 14 8 15 9 16

11 00 00 00 11 11 11 00 01 11 11 12 2	19 16 11 10 10 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
32 32 32 32 32 32 32 32 32 32 32 32 32 3	32 32 32 32 32 32 32 32 32 32 32 32 32 3
MULT ADDR ADDR DELY DELY MULT ADDR ADDR ADDR ADDR ADDR ADDR ADDR ADD	DELY DELY DELY DELY DELY DELY DELY DELY
FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT	FLOT FLOT FLOT FLOT FLOT FLOT FLOT FLOT
26 27 28 29 31 33 34 35 37 38 39 41 42 43 44 45 46 26	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 35 35 36 36 37 37 37 37 37 37 37 37 37 37 37 37 37
44 16 18 0 0 21 10 24 26 29 30 33 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 12 13 0 17 18 22 23 20 25 27 14 15 32 33 33
13 15 17 19 20 22 22 23 33 33 33 33 33 33 33 33 33 33	1234567891013661912292246331111

GIV5.TSF

GIVS.OUT

Cycle 24 of snapshot 1 is ready to process 2 elements will output data.

These Chips are:

1. Chip Number 625 4.618E-04* 834. = 0.385 OUTPUT OF CHIP 625 IS 0.385

2. Chip Number 626 4.618E-04* 766. = 0.354 OUTPUT OF CHIP 626 IS 0.354

Cycle 23 of snapshot 2 is ready to process 2 elements will output data.

These Chips are:

1. Chip Number 623

-9.11 + 1.30 = -7.81

Cycle 22 of snapshot 3 is ready to process 6 elements will output data.

These Chips are:

- 1. Chip Number 619
 OUTPUT OF DELAY CHIP 619 IS 0.385
 IT HAS A DELAYOF 4 CLOCK CYCLES
 OUTPUT OF CHIP 619 IS 0.385
- 2. Chip Number 620
 OUTPUT OF DELAY CHIP 620 IS 0.354
 IT HAS A DELAYOF 4 CLOCK CYCLES
 OUTPUT OF CHIP 620 IS 0.354
- 3. Chip Number 538
 OUTPUT OF DELAY CHIP 538 IS 1.37
 IT HAS A DELAYOF 2 CLOCK CYCLES
 OUTPUT OF CHIP 538 IS 1.37
- 4. Chip Number 539 OUTPUT OF DELAY CHIP 539 IS -2.071E-02

Appendix F

Interactive GADAR Single Element Receiver Emulation File

Welcome to VAX/VMS V5.2

Username: SMITHR

Password:

Welcome to VAX/VMS version V5.2 on node MISVX1

Last interactive login on Friday, 22-DEC-1989 10:262>

Send your MISVAX files to a LONEX printer, use the LP command.

To get information on special utilities installed on the 8650 cluster,

Directory DC\$DISK2:[SMITHR]

BOTH.DIR;1 EMUL.DIR;1 GADAR.DIR;1 INFO.DIR;1 LOGIN.COM;4 LOGIN.COM;2 LOGIN.JOU;1 SYSTEM.DIR:1

Total of 9 files.
\$ SET DEF [SMITHR.GADAR]
\$ DIR

Directory DC\$DISK2:[SMITHR.GADAR]

COM.DIR;1 GADTST.OUT;1 GADAR.EXE;1 GADTST.SCF;1 SINGLE.SCF;1 GADTST.SSF;1 GADTST.TSF;1 SINGLE.SSF;1 SINGLE.TSF;1 SOURCE.DIR;1 SYSTEM.SSF;1 SYSTEM. SCF;1 SYSTEM.TSF;1 TER.OUT;1 TER.SCT.1 TER.SSF:1 TER.TSF:1 TEST.DIR:1

Total of 18 files. 3 RUN GADAR

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM GADAR. GADAR IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN.

BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

```
AT THIS TIME, DO YOU WANT TO:
            MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
             GENERATE A NEW SYSTEM SPECIFICATION FILE.
            GENERATE A NEW SCENARIO SPECIFICATION FILE.
             GENERATE A NEW TEST RUN SPECIFICATION FILE.
             EXIT FROM GADAR
   WHAT IS THE NAME OF THE CONFIGURATIN SPECIFICATION FILE
   TO BE OPENED FOR WRITING?
SINREC.SSF
   WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
             ANTENNA ELEMENT
             NOISE GENERATOR
         С
             POWER DIVIDER
         D
             TIME DELAY
             AMPLIFIER
         E
             NODE CONVERSION FUNCTION
         F
             ANALOG TO DIGITAL CONVERTER
         G
         Н
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         I
         J
             MIXER
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
H
    Component number
                        1 is of type: LOSC
    What is the output node number for this component?
    What is the output level in dBm for the local oscillator of
    component number
                        1?
    What is the center frequency in kHz for the local oscillator of
    component number
                        12
300000
    The following parameters have been specified for component
                                                                    1
    of type LOSC. Do you wish to change anything? (YES or NO)
         output node number:
                                1
         center frequency in kHz: output level in dBm:
                                       300000.000
                                  0.000
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
             POWER DIVIDER
         C
         D
             TIME DELAY
             AMPLIFIER
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
             MIXER
             SUMMING JUNCTION
```

```
C
                         2 is of type: POWD
    Component number
    What is the input node number for this component?
1
    Component number
                         2 is of type: POWD
    How many output nodes are there on this component?
2
    What are the output node numbers for this component?
2,3
    The following parameters have been specified for component
    of type POWD. Do you wish to change anything? (YES or NO) number of output nodes: 2
         input node number:
                               1
         output node number:
         output node number:
                                 3
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                   3?
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
         С
             POWER DIVIDER
         D
             TIME DELAY
         Ε
             AMPLIFIER
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         Ι
         J
             MIXER
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
Ι
                          3 is of type: PHSF
    Component number
    What is the input node number for this component?
3
    What is the output node number for this component?
4
    What is the phase shift in degrees for the phase shifter of
    component number
90.0
    The following parameters have been specified for component
    of type PHSF. Do you wish to change anything? (YES or NO)
          input node number:
                               3
         output node number:
                                     90.000
         phase shift in degrees:
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                   4?
             ANTENNA ELEMENT
             NOISE GENERATOR
              POWER DIVIDER
         C
```

NONE (TERMINATE ENTRY)

L

TIME DELAY

```
E
             AMPLIFIER
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
         Н
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         Ι
             MIXER
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
F
    Component number
                         4 is of type: NDCN
    What is the input node number for this component?
2
    What is the output node number for this component?
5
    The following parameters have been specified for component
    of type NDCN. Do you wish to change anything? (YES or NO)
         input node number:
         output node number:
NO
   WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                  5?
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
             POWER DIVIDER
         C
         D
             TIME DELAY
         Ε
             AMPLIFIER
         F
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
         Н
             LOCAL OSCILLATOR
         Ι
             PHASE SHIFTER (FIXED)
             MIXER
         J
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
F
    Component number
                         5 is of type: NDCN
    What is the input node number for this component?
    What is the output node number for this component?
6
    The following parameters have been specified for component
    of type NDCN. Do you wish to change anything? (YES or NO)
         input node number:
         output node number:
NO
   WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                  6?
             ANTENNA ELEMENT
         Α
         В
             NOISE GENERATOR
             POWER DIVIDER
         C
             TIME DELAY
         E
             AMPLIFIER
             NODE CONVERSION FUNCTION
         F
             ANALOG TO DIGITAL CONVERTER
         G
             LOCAL OSCILLATOR
```

```
PHASE SHIFTER (FIXED)
         I
             MIXER
             SUMMING JUNCTION
         K
            NONE ( TERMINATE ENTRY )
A
    Component number 6 is of type ELMN.
    What is the output node number for this component?
    What is the element type for this component?
         A)
              omni
Δ
    What are the X,Y,Z coordinates in meters specifying the location
    of this element?
0.0.0.0.0.0
    What are the roll, pitch, and yaw angles in degrees of the
    element bearing relative to normal orientation as defined for
    the element? .
0.0.0.0.0.0
    What is the gain of this element in dB?
0.0
    The following parameters have been specified for component
    of type ELMN. Do you wish to change anything? (YES or NO)
         output node number:
         element type name:OMNI
                                              0.000
                                                        0.000
         X,Y, and Z in meters:
                                   0.000
         roll, pitch, and yaw in degrees:
                                                         0.000
                                                                   0.000
                                              0.000
         gain in dB:
                         0.000
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                  7?
             ANTENNA ELEMENT
             NOISE GENERATOR
         В
             POWER DIVIDER
         C
         D
             TIME DELAY
             AMPLIFIER
         Ε
             NODE CONVERSION FUNCTION
         F
             ANALOG TO DIGITAL CONVERTER
         G
         Н
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         I
             MIXER
         J
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
В
    Component number 7 is of type NOIS.
    What is the output node number for this component?
8
    What is the system noise figure in dB at the output of
    the noise generator of component number
10.0
    The following parameters have been specified for component
                                                                   7
```

of type NOIS. Do you wish to change anything? (YES or NO)

```
output node number:
         noise figure at output in dB:
                                          10.000
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                   8?
             ANTENNA ELEMENT
             NOISE GENERATOR
         R
             POWER DIVIDER
         C
             TIME DELAY
         E
             AMPLIFIER
         F
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
             MIXER
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
K
    Component number
                          8 is of type: SMJC
    How many input nodes in this component?
    Component number
                          8 is of type: SMJC
    What are the input node numbers for this component?
7.8
    What is the output node number for this component?
9
    The following parameters have been specified for component
    of type SMJC. Do you wish to change anything? (YES or NO) number of input nodes: 2
         output node number:
         input node number:
         input node number:
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT
                                                                   9?
         Α
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
             POWER DIVIDER
         C
             TIME DELAY
             AMPLIFIER
         F
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
             LOCAL OSCILLATOR
         I
             PHASE SHIFTER (FIXED)
             MIXER
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
E
    Component number
                         9 is of type: AMPL
    What is the input node number for this component?
9
   What is the output node number for this component?
10
```

```
What is the gain in dB for the amplifier of component number
                                                                     9?
40.0
    The following parameters have been specified for component
                                                                   9
    of type AMPL. Do you wish to change anything? (YES or NO)
         input node number:
         output node number:
                               10
                       40.000
         gain in dB:
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 10?
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
         Ç
             POWER DIVIDER
             TIME DELAY
         D
             AMPLIFIER
         E
         F
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
         Н
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         J
             MIXER
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
F
                        10 is of type: NDCN
    Component number
    What is the input node number for this component?
10
    What is the output node number for this component?
11
    The following parameters have been specified for component
    of type NDCN. Do you wish to change anything? (YES or NO)
         input node number: 10
         output node number: 11
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 11?
             ANTENNA ELEMENT
             NOISE GENERATOR
         В
         C
             POWER DIVIDER
         D
             TIME DELAY
         Ε
             AMPLIFIER
         F
             NODE CONVERSION FUNCTION
         G
             ANALOG TO DIGITAL CONVERTER
         Н
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         I
             MIXER
         J
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
С
                        11 is of type: POWD
    Component number
    What is the input node number for this component?
11
    Component number
                        11 is of type: POWD
    How many output nodes are there on this component?
```

```
What are the output node numbers for this component?
12.13
    The following parameters have been specified for component
    of type POWD. Do you wish to change anything? (YES or NO) number of output nodes: 2
         input node number:
                              11
         output node number:
                              12
         output node number:
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 12?
             ANTENNA ELEMENT
             NOISE GENERATOR
         В
             POWER DIVIDER
         С
             TIME DELAY
         Ε
             AMPLIFIER
             NODE CONVERSION FUNCTION
         F
             ANALOG TO DIGITAL CONVERTER
         G
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
             MIXER
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
12 J
    Component number
                       12 is of type: MIXE
    What is the input node number for port R of this component?
12
    Component number
                        12 is of type: MIXE
    What is the input node number for port L of this component?
    What is the output node number for port I of this component?
14
    The following parameters have been specified for component
    of type MIXE. Do you wish to change anything? (YES or NO)
         input node number port R:
                                    12
         input node number port L:
         output node number port I:
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 13?
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
             POWER DIVIDER
         D
             TIME DELAY
             AMPLIFIER
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
             LOCAL OSCILLATOR
         I
             PHASE SHIFTER (FIXED)
             MIXER
         J
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
```

```
Component number
                        13 is of type: MIXE
    What is the input node number for port R of this component?
13
                        13 is of type: MIXE
    Component number
   What is the input node number for port L of this component?
   What is the output node number for port I of this component?
15
    The following parameters have been specified for component
    of type MIXE. Do you wish to change anything? (YES or NO)
         input node number port R:
                                    13
         input node number port L:
                                      6
         output node number port I:
                                      15
NO
   WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 14?
            ANTENNA ELEMENT
         Α
             NOISE GENERATOR
         C
             POWER DIVIDER
         D
             TIME DELAY
         Ε
             AMPLIFIER
            NODE CONVERSION FUNCTION
         G
            ANALOG TO DIGITAL CONVERTER
            LOCAL OSCILLATOR
            PHASE SHIFTER (FIXED)
         Ι
         J
             MIXER
         K
             SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
G
    Component number
                        14 is of type: ATDC
    What is the input node number for this component?
14
   What is the output node number for this component?
16
    How many bits precision does the analog to digital converter
    of component number
                           14 have available?
12
   What is the maximum voltage level input to the
    analog to digital converter of component number
                                                      14?
1.0
   What is the minimum voltage level input to the
    analog to digital converter of component number 14?
-1.0
    The following parameters have been specified for component
    of type ATDC. Do you wish to change anything? (YES or NO)
         input node number:
                             14
                               16
         output node number:
         bits of precision:
                              12
         maximum input level (voltage):
                                            1.000
         minimum input level (voltage):
                                           -1.000
NO
```

```
WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 15?
             ANTENNA ELEMENT
             NOISE GENERATOR
             POWER DIVIDER
         D
             TIME DELAY
         E
             AMPLIFIER
         F
             NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         G
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
         T
         J
             MIXER
         K
            SUMMING JUNCTION
             NONE ( TERMINATE ENTRY )
G
                       15 is of type: ATDC
    Component number
    What is the input node number for this component?
15
    What is the output node number for this component?
17
    How many bits precision does the analog to digital converter
    of component number
                          15 have available?
12
    What is the maximum voltage level input to the
    analog to digital converter of component number
                                                      15?
    What is the minimum voltage level input to the
    analog to digital converter of component number 15?
-1.0
    The following parameters have been specified for component
    of type ATDC. Do you wish to change anything? (YES or NO)
         input node number:
                              15
         output node number:
                               17
         bits of precision:
                              12
         maximum input level (voltage):
                                            1.000
         minimum input level (voltage):
                                           -1.000
NO
    WHAT COMPONENT TYPE WOULD YOU LIKE TO SELECT FOR COMPONENT 16?
             ANTENNA ELEMENT
         В
             NOISE GENERATOR
             POWER DIVIDER
         D
             TIME DELAY
         E
             AMPLIFIER
            NODE CONVERSION FUNCTION
             ANALOG TO DIGITAL CONVERTER
         H
             LOCAL OSCILLATOR
             PHASE SHIFTER (FIXED)
             MIXER
             SUMMING JUNCTION
         K
             NONE ( TERMINATE ENTRY )
```

AT THIS TIME, DO YOU WANT TO:

```
MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
         Α
             GENERATE A NEW SYSTEM SPECIFICATION FILE.
             GENERATE A NEW SCENARIO SPECIFICATION FILE.
         C
         D
             GENERATE A NEW TEST RUN SPECIFICATION FILE.
         E
             EXIT FROM GADAR
$ TYPE SINREC.SSF
ONFIGURATIN
        LOSC
   1
   1 0.30000000E+06 0.0000000E+00
         POWD
   2
        3
   2
         PHSF
        4 0.9000000E+02
   3
        NDCN
   5
         NDCN
   6
         ELMN
         OMNI 0.0000000E+00 0.00000000E+00 0.0000000E+00 0.0000000E+00 0.0000
0000E+00 0.00000000E+00 0.00000000E+00
         NOIS
   8 0.10000000E+02 0.0000000E+00
   8
        SMJC
        9
   2
   7
   9
         AMPL
   9
       10 0.4000000E+02
  10
         NDCN
  10
       11
         POWD
  11
   2
       11
  12
       13
        MIXE
  12
  12
        5
           14
  13
         MIXE
  13
        6 15
         ATDC
  14
  14
       16
           12 0.10000000E+01-0.10000000E+01
         ATDC
  15
       17
           12 0.10000000E+01-0.100000C0E+01
  15
$ RUN GADAR
```

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM GADAR. GADAR IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A

OF THE FOLLOWING: HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION. AT THIS TIME, DO YOU WANT TO: MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES. GENERATE A NEW SYSTEM SPECIFICATION FILE. GENERATE A NEW SCENARIO SPECIFICATION FILE. GENERATE A NEW TEST RUN SPECIFICATION FILE. EXIT FROM GADAR WHAT IS THE NAME OF THE SCENARIO SPECIFICATION FILE TO BE OFENED FOR WRITING? SINREC.SCF What type would you like to specify for source number 1? A Signal in space None (terminate entry) Α What type of modulation does signal number 1 have? A Noise (flat across band) What are the azimuth (degrees), elevation (degrees) and range (kilometers) discribing the location of this signal relative to array center? 90.0,0.0,1.0 What is the effective radiated power (dBm) of this signal in the direction of array center? -45.0 What is the center frequency of the signal in kHz? 300000 What is the bandwidth of the signal in kHz? 50 1 of The following parameters have been given for source number type SGNL. Do you want to change anything (YES or NO)? Modulation type: NOIS. 90.000 degrees Azimuth: 0.000 degrees Elevation: 1,000 kilometers Range: Effective radiated power: -45. Center frequency: 300000.000 kHz -45.000 dBm Bandwidth: 50.000 kHz NO What type would you like to specify for source number Signal in space None (terminate entry) B

RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST

AT THIS TIME, DO YOU WANT TO:

A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.

- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW SCENARIO SPECIFICATION FILE.
- D GENERATE A NEW TEST RUN SPECIFICATION FILE.
- E EXIT FROM GADAR

\$ TYPE SINREC.SCF CENARIO

1 SGNL

OIS 0.90000000E+02 0.00000000E+00 0.10000000E+01-0.45000000E+02 0.30000000E+06 0.50000000E+02

\$ RUN GADAR

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM GADAR. GADAR IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION. EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN. BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW SCENARIO SPECIFICATION FILE.
- D GENERATE A NEW TEST RUN SPECIFICATION FILE.
- E EXIT FROM GADAR

n

1

WHAT IS THE NAME OF THE EXPERIMENT SPECIFICATION FILE TO BE OPENED FOR WRITING?
SINREC.TSF

How many spectral lines should be used to model the broadband sources?

What are the system center frequency and bandwidth in kHz? 300000,50

What is the total number of iterations that you desire to be processed during this run?

How often (in sampling intervals) should outputs be written to file?

How many system nodes are to be tracked and written to the output file?

2

What are the node numbers to be output to file? 16.17

These parameters have been given for the specification of this experiment. Do you want to change anything? (YES or NO)

Center frequency: 300000.000 kHz System bandwidth: 50.000 kHz

Number of spectral lines:

Total number of time samples processed: 16.

Frequency of output: every 1 samples
The number of output nodes: 2 nodes

output node: 16 output node: 17

NO

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW SCENARIO SPECIFICATION FILE.
- GENERATE A NEW TEST RUN SPECIFICATION FILE.
- E EXIT FROM GADAR

S TYPE SINREC.TSF XPERIMENT

0.30000000E+06 0.50000000E+02

1 16

1

16

2

17

\$ RUN GADAR

THIS IS THE GENERAL PURPOSE ADAPTIVE ARRAY PROGRAM GADAR. GADAR IS CAPABLE OF SIMULATING A COMMUNICATION SYSTEM HAVING RECEIVING ELEMENTS IN SPACE EXCITED BY A SIMULATED SCENARIO. THE SYSTEM IS SPECIFIED BY THE INTERCONNECTION OF STANDARD COMPONENT BUILDING BLOCKS INTERCONNECTED AT NODES.

SYSTEM AND TEST RUN PARAMETERS ARE SPECIFIED BY THE USER IN AN INTERACTIVE DIALOG AND WRITTEN TO FILES. THESE FILES ARE THEN USED TO SPECIFY SYSTEM CONFIGURATION AND TESTING MODE AT RUN TIME.

THERE ARE THREE TYPES OF ANSWERS TO QUESTIONS USED IN THE INTERACTIVE PROGRAM CONSISTING OF YES AND NO, MENU SELECT, AND PARAMETER SPECIFICATION. ALL USER COMMANDS MUST BE TERMINATED BY A CARRIAGE RETURN ('<CR>').

THERE ARE SEVERAL COMMANDS THAT WILL BE VALID AT ANY TIME THAT A RESPONSE FROM YOU, THE USER, IS REQUIRED. THESE COMMANDS CONSIST OF THE FOLLOWING:

HELP-ADDITIONAL DETAILS ARE REQUESTED FOR QUESTION.
EXIT-EXIT AFTER CLOSING FILES PRESENTLY BEING WRITTEN.
BREAK-CLOSE FILES AND RETURN TO OPERATION SELECTION.

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW SCENARIO SPECIFICATION FILE.
- D GENERATE A NEW TEST RUN SPECIFICATION FILE.

E EXIT FROM GADAR

A

WHAT IS THE NAME OF THE EXPERIMENT SPECIFICATION FILE TO BE OPENED FOR READING?
SINREC.TSF

WHAT IS THE NAME OF THE SCENARIO SPECIFICATION FILE TO BE OPENED FOR READING?
SINREC.SCF

WHAT IS THE NAME OF THE CONFIGURATIN SPECIFICATION FILE TO BE CPENED FOR READING? SINREC.SSF

WHAT IS THE NAME OF THE GADAR OUT SPECIFICATION FILE TO BE OPENED FOR WRITING?
SINREC.OUT

AT THIS TIME, DO YOU WANT TO:

- A MAKE A SIMULATION RUN USING PREVIOUSLY GENERATED FILES.
- B GENERATE A NEW SYSTEM SPECIFICATION FILE.
- C GENERATE A NEW SCENARIO SPECIFICATION FILE.
- D GENERATE A NEW TEST RUN SPECIFICATION FILE.
- E EXIT FROM GADAR

\$ TYPE SINREC.OUT ADAR OUT

\$ LOG

-44 41 197 -184 101 -95 -167 157 -148 141 -117 123 183 -175 -71 66 -201 197 17 -16 -200 204 41 -40 187 -191 -104 97 -154 166 153 -142 -115 119

SMITHR logged out at 22-DEC-1989 13:04:00.64Connection closed by remote

Appendix G

Interactive GADAR Three Element Receiver File

Welcome to VAX/VMS V5.2

Username: SMITHR

Password:

cond now wrong files to a lowey erister use the ID command

Send your MISVAX files to a LONEX printer, use the LP command.

Directory DC\$DISK2:[SMITHR.GADAR]

COM.DIR;1 GADAR.EXE;1 GADTST.SSF;1 GADTST.TSF;1 SINGLE.TSF;1 SOURCE.DIR;1 SYSTEM.TSF;1 TER.OUT;1 TER.TSF;1 TEST.DIR;1	SINGLE.SCF;1	GADTST.SCF;1 SINGLE.SSF;1 SYSTEM.SSF;1 TER.SSF;1
---	--------------	---

Total of 18 files. \$ type ter.*;*

DC\$DISK2: [SMITHR.GADAR] TER.OUT; 1

ADAR OUT					
6					
253	-235	-252	234	252	-234
-1106	1035	1107	-1036	-1106	1034
-568	534	567	-534	-568	535
940	-885	-939	884	939	-884
833	-795	-833	796	832	-795
-694	663	693	-662	-693	662
-1034	9 87	1033	-987	-1032	985
401	-372	-402	374	402	-373
1131	-1110	-1131	1110	1131	-1110
-98	96	96	-94	-97	96
-1151	1130	1151	-1129	-1150	1129
-234	230	235	-231	-234	229
1074	-1054	-1075	1055	1075	-1054
590	-548	-589	547	589	-547
-932	866	932	-866	-934	867
-857	796	858	-797	-858	797
651	-675	-649	673	650	-674

DCSDISK2: [SMITHR.GADAR] TER.SCF;1

CENARIO

1 SGNL

OIS 0.0000000E+00 0.00000000E+00 0.10000000E+01-0.4000000E+02 0.30000000E+06 0.50000000E+02

DC\$DISK2: [SMITHR.GADAR] TER.SSF;1

24

MIXE

```
ONFIGURATIN
         LOSC
   1 0.3000000E+06 0.00000000E+00
         ELMN
   2
         OMNI-0.50000000E+00 0.00000000E+00 0.00000000E+00 0.0000000E+00 0.0000
0000E+00 0.0000000E+00 0.0000000E+00
         NOIS
   3 0.1000000E+02 0.0000000E+00
         ELMN
         OMNI 0.00000000E+00 0.00000000E+00 0.00000000E+00 0.00000000E+00 0.0000
0000E+00 0.0000000E+00 0.0000000E+00
         NOIS
   5 0.1000000E+02 0.0000000E+00
         ELMN
   6
   6
         OMNI 0.50000000E+00 0.00000000E+00 0.0000000E+00 0.0000000E+00 0.0000
0000E+00 0.0000000E+00 0.0000000E+00
         NOIS
    0.1000000E+02 0.0000000E+00
   8
         POWD
   2
   8
        9
   9
         SMJC
   2
       10
   2
        3
  10
         SMJC
  2
       11
        5
   4
         SMJC
  11
  2
       12
  6
  12
         PHSF
  9
       13 0.90000000E+02
  13
  10
       14 0.50000000E+02
  14
        AMPL
       15 0.50000000E+02
  11
  15
        AMPL
       16 0.50000000E+02
  12
        NDCN
  16
       17
   8
  17
         NDCN
 13
       18
  18
         NDCN
  14
       19
  19
         NDCN
  15
       20
  20
         NDCN
  16
       21
         POWD
  21
  2
       19
  22
       23
         POWD
  22
  2
       20
  24
       25
  23
         POWD
       21
   2
 26
       27
```

```
22
          28
      17
 25
        MIXE
           29
  23
      18
 26
        MIXE
      17 30
 24
  27
        MIXE
 25
      18 31
 28
        MIXE
 26
      17 32
 29
        MIXE
 27
      18 33
 30
       ATDC
 28
      34 12 0.10000000E+01-0.10000000E+01
        ATDC
 31
          12 0.10000000E+01-0.10000000E+01
 29
      35
        ATDC
 32
  30
          12 0.10000000E+01-0.10000000E+01
 33
        ATDC
      37 12 0.10000000E+01-0.10000000E+01
 31
 34
        ATDC
      38 12 0.10000000E+01-0.10000000E+01
 32
 35
       ATDC
      39 1° 0.10000000E+01-0.10000000E+01
DC$DISK2: [SMITHR.GADAR] TER.TSF;1
XPERIMENT
0.3000000E+06 0.5000000E+02
                                              16
39
                                                                            34
                                                         1
                                                                   6
                                    38
      35
                36
$ log
 SMITHR
              logged out at 21-DEC-1989 14:25:51.90Connection closed by remote ho
```

PAPARANANANANANANANANANANANA

MISSION

of

Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control, Communications and Intelligence (C³I) activities. Technical and engineering support within areas of competence is provided to ESD Program Offices (POs) and other ESD elements to perform effective acquisition of C3I systems. The areas of technical competence include communications, command and control, battle management information processing, surveillance sensors, intelligence data collection and handling, solid state sciences, electromagnetics, and propagation, and electronic reliability/maintainability and compatibility.

espesses per personal properties of the personal